

SGM3836A Triple-Output AMOLED Display Power Supply

GENERAL DESCRIPTION

The SGM3836A is designed to drive AMOLED displays (Active Matrix Organic Light Emitting Diode) requiring V_{AVDD} , V_{ELVDD} and V_{ELVSS} . The device integrates a boost converter for V_{ELVDD} , an inverting buck-boost converter for V_{ELVSS} and a boost converter for V_{AVDD} , which are suitable for battery operated products. The digital interface control pin (CTRL) allows programming V_{AVDD} , V_{ELVDD} and V_{ELVSS} in digital steps.

The SGM3836A is available in Green TQFN-3×3-16L package. It operates over an ambient temperature range of -40 $^{\circ}$ C to +85 $^{\circ}$ C.

FEATURES

- 2.9V to 4.5V Input Voltage Range
- Synchronous Boost Converter (AVDD)
 - ◆ 5.8V to 7.9V Output Voltage (Programmable)
 - ♦ 6.1V Default Output Voltage
 - 1% Accuracy
 - 100mA Output Current Capability
 - ♦ V_{IN} to V_{OUT} and V_{OUT} to V_{IN} Isolation
- Synchronous Boost Converter (ELVDD)
 - + 4.6V to 5.0V Output Voltage (Programmable)
 - 4.6V Default Output Voltage
 - 1% Accuracy

TYPICAL APPLICATION

- External Output Voltage Sensing Pin for Load Drop Compensation
- ♦ V_{IN} to V_{OUT} and V_{OUT} to V_{IN} Isolation
- Synchronous Inverting Buck-Boost Converter (ELVSS)
 - -5.4V to -1.4V Output Voltage (Programmable)
 - ◆ -2.5V Default Output Voltage
 - 1.2% Accuracy at -2.5V
 - + V_{IN} to V_{OUT} and V_{OUT} to V_{IN} Isolation
- ELVDD & ELVSS Combined Output Current Capability
 - Up to 800mA at 4.6V/-2.5V (V_{IN} = 3.1V)
 - Up to 780mA at 4.6V/-2.7V (V_{IN} = 3.1V)
 - Up to 750mA at 4.6V/-3.0V (V_{IN} = 3.1V)
 - Up to 630mA at 4.6V/-4.0V (V_{IN} = 3.1V)
 - ♦ Up to 510mA at 4.6V/-5.4V (V_{IN} = 3.1V)
- Short Circuit Protection
- Thermal Shutdown
- V_{ELVSS} Start-Up Delay: 10ms
- Short Circuit and OLP Detect Time: 1ms
- Available in Green TQFN-3×3-16L Package

APPLICATIONS

Smartphones Small Size Tablets Active Matrix OLED Displays ≤ 8"







SGM3836A

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM3836A	TQFN-3×3-16L	-40°C to +85°C	SGM3836AYTQ16G/TR	3836ATQ XXXXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXXXX = Date Code and Vendor Code.

XXXXX Vendor Code Date Code - Week

Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

PVIN, AVIN, EN_VO3, CTRL, CT	, FD, SW1, VO1, FBS
Voltages ⁽¹⁾	0.3V to 6V
SW3, VO3 Voltages (1)	0.3V to 10V
VO2 Voltage (1)	6.5V to 0.3V
SW2 Voltage (1)	6.5V to 5.5V
Package Thermal Resistance	
TQFN-3×3-16L, θ _{JA}	45°C/W
Junction Temperature	+150℃
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s).	+260°C
ESD Susceptibility	
HBM	
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Operating Ambient Temperature Range -40°C to +85°C Operating Junction Temperature Range-40°C to +125°C

NOTE:

1. All voltages are with respect to network ground pin.

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	DESCRIPTION
1	SW1	0	Switch Pin of the ELVDD Boost Converter.
2	PGND1	—	Power Ground of the ELVDD Boost Converter.
3	VO1	0	Output of the ELVDD Boost Converter.
4	FBS	I	ELVDD Sense Input.
5	FD	I	Active Discharge Enable/Disable During Shutdown.
6	СТ	I/O	Control of the ELVSS Transition Time.
7	AGND	_	Analog Ground.
8	EN_VO3	I	Enable AVDD Boost Converter.
9	CTRL	I	Enable ELVDD Boost Converter and Delayed ELVSS Inverting Buck-Boost Converter. Digital programming.
10	VO2	0	Output of the ELVSS Inverting Buck-Boost Converter.
11	SW2	0	Switch Pin of the ELVSS Inverting Buck-Boost Converter.
12	PVIN	—	Supply for ELVSS Inverting Buck-Boost Converter.
13	VO3	0	Output of the AVDD Boost Converter.
14	PGND2	—	Power Ground of the AVDD Boost Converter.
15	SW3	0	Switch Pin of the AVDD Boost Converter.
16	AVIN	—	Supply for the Internal Analog Circuits.
Expos	ed Pad	—	Connect this pad to AGND, PGND1 and PGND2.

NOTE: I: input; O: output; I/O: input or output.



ELECTRICAL CHARACTERISTICS

(At $T_J = +25^{\circ}$ C, $V_{IN} = 3.7$ V, Full = -40°C to +85°C, $V_{CTRL} = V_{EN_{VO3}} = V_{IN}$, $V_{ELVDD} = 4.6$ V, $V_{ELVSS} = -2.5$ V, $V_{AVDD} = 6.1$ V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Supply Current and Thermal Protection	n	•					
Input Voltage Range	V _{IN}		Full	2.9		4.5	V
Shutdown Current into V_{IN}	I _{SD}	$V_{CTRL} = V_{EN_VO3} = GND,$ $V_{FD} = GND \text{ or } V_{FD} = 3.7V$	+25°C		0.2	1	μA
Linder Voltage Leckout Threshold (AV(N))	V _{IT-}	V _{IN} falling	+25°C	2.35			V
Onder-Voltage Lockout Threshold (AVIN)	V _{IT+}	V _{IN} rising	+25°C			2.8	V
Thermal Shutdown Temperature		Junction temperature rising			135		°C
Thermal Shutdown Hysteresis		Junction temperature falling			10		°C
Logic Signals (EN_VO3, CTRL, FD)							1
Logic High Level Voltage	V _H	V _{IN} = 2.9V to 4.5V	Full	1.2			V
Logic Low Level Voltage	VL	V _{IN} = 2.9V to 4.5V	Full			0.4	V
Pull-Down Resistor (EN_VO3, CTRL)	R _{DOWN}		+25°C	350	550	750	kΩ
Boost Converter (V _{VO1} = V _{ELVDD})	n			1	•	n	r
Positive Output 1 Voltage			+25°C	4.6	4.6	5.0	V
Positive Output 1 Voltage Variation	V _{VO1}	$V_{\rm visc} = 4.6 V_{\rm visc}$ no load	+25°C	-1.0		1.0	%
Toshive output T voltage valiation		v _{v01} - 4.0v , no load	Full	-1.4		1.4	70
SW1 MOSFET On-Resistance	R _{DS(ON)1}	I _{DS} = 100mA	+25°C		120		m0
SW1 MOSFET Rectifier On-Resistance	R _{DS(ON)2}	I _{DS} = 100mA	+25°C		220		11122
SW1 Switch Current Limit	I _{SW1}	Inductor valley current	+25°C	1.65	1.90	2.10	Α
SW1 Switching Frequency	f _{SW1}	I _{vo1} = 100mA	+25°C	1.35	1.50	1.70	MHz
Short Circuit Threshold in Operation	V _{VO1(SCP)}	Percentage of nominal V _{V01}	+25°C		90		%
Threshold of Output Sense with VO1	V _{TVO1}	V _{VO1} - V _{FBS} increasing	+25°C		300		mV
Threshold of Output Sense with FBS	V _{TFBS}	V _{VO1} - V _{FBS} decreasing	+25°C		200		mV
VO1 and FBS Leakage, No Discharge	ILEAK VO1	$V_{ED} = GND, V_{CTRL} = GND$	+25°C		0.8	2	μA
Pull-Down Resistance of FBS	R _{FBS}		+25°C		4		MΩ
VO1 Discharge Resistance	R _{VO1(DCG)}	V _{CTRL} = GND, I _{VO1} = 1mA	+25°C		30		Ω
Line Regulation		I _{VO1} = 100mA, V _{IN} = 2.9V to 4.5V	+25°C		0.007		%/V
Load Regulation		1mA ≤ I _{V01} ≤ 600mA	+25°C		0.27		%/A
Buck-Boost Converter (V _{V02} = V _{ELVSS})	•						
Negative Output Voltage Range	V_{VO2}		+25°C	-5.4	-2.5	-1.4	V
Negative Output Voltage Regulation		$V_{1} = 2.5V_{1}$ pologd	+25°C	-30		30	m\/
Negative Output voltage Regulation		V ₀₂ 2.3V, no load	Full	-40		40	IIIV
SW2 MOSFET On-Resistance	R _{DS(ON)3}	I _{DS} = 100mA	+25°C		150		
SW2 MOSFET Rectifier On-Resistance	R _{DS(ON)4}	I _{DS} = 100mA	+25°C		180		mt2
SW2 Switch Current Limit	I _{SW2}	Inductor peak current	+25°C	1.7	2.0	2.4	А
SW2 Switching Frequency	f _{SW2}	I _{VO2} = 100mA	+25°C	1.35	1.50	1.70	MHz
Short Circuit Threshold in Operation		Voltage rise from nominal V _{VO2}	+25°C		500		
VO2 Negative Comparator at Start-Up	V _{VO2(SCP)}		+25°C		-700		mV
VO2 Leakage, No Discharge	I _{LEAK_VO2}	$V_{FD} = V_{CTRL} = GND$	+25°C		0.2	1	μA
VO2 Discharge Resistance	R _{VO2(DCG)}	V _{CTRL} = GND, I _{VO2} = 1mA	+25°C		150		Ω
CT Pin Output Impedance	R _{CT}		+25°C		300		kΩ
CT Pin Comparator	Comp _{CT}	V _{CT} rising	+25°C		50		mV
Line Regulation		I_{VO2} = 100mA, V_{IN} = 2.9V to 4.5V	+25°C		0.003		%/V
Load Regulation		1mA ≤ I _{VO2} ≤ 600mA	+25°C		0.37		%/A



ELECTRICAL CHARACTERISTICS (continued)

(At $T_J = +25^{\circ}$ C, $V_{IN} = 3.7$ V, Full = -40°C to +85°C, $V_{CTRL} = V_{EN_VO3} = V_{IN}$, $V_{ELVDD} = 4.6$ V, $V_{ELVSS} = -2.5$ V, $V_{AVDD} = 6.1$ V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Boost Converter (V _{VO3} = V _{AVDD})							
Positive Output 2 Voltage Range	V_{VO3}		+25°C	5.8	6.1	7.9	V
Positive Output 2 Voltage Variation		$V_{\rm res} = 6.1V_{\rm res}$ load	+25°C	-1.0		1.0	%
i ostive ouput 2 votage variation		V ₀₃ = 0.1V, 101000	Full	-1.5		1.5	70
SW3 MOSFET On-Resistance	R _{DS(ON)5}	I _{DS} = 100mA	+25°C		550		2
SW3 MOSFET Rectifier On-Resistance	R _{DS(ON)6}	I _{DS} = 100mA	+25°C		1000		11122
SW3 Switch Current Limit	I _{SW3}	Inductor peak current	+25°C	0.3	0.4	0.5	А
SW3 Switching Frequency	f _{SW3}	I _{VO3} = 30mA	+25°C	1.35	1.50	1.70	MHz
Output Current Sensing	I _{OUT}		+25°C		100		mA
Short Circuit Threshold in Operation	V _{VO3(SCP)}	Percentage of nominal V_{VO3}	+25°C		90		%
VO3 Leakage, No Discharge	I _{LEAK_VO3}	V_{FD} = GND, V_{EN_VO3} = GND	+25°C		2	3	μA
VO3 Discharge Resistance	R _{VO3(DCG)}	V _{EN_VO3} = GND, I _{VO3} = 1mA	+25°C		30		Ω
Line Regulation		I_{VO3} = 30mA, V_{IN} = 2.9V to 4.5V	+25°C		0.013		%/V
Load Regulation		$1\text{mA} \le I_{VO3} \le 55\text{mA}$	+25°C		0.4		%/A

TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Short Circuit Timer					
VO1 Short Circuit Detection Time in Start-Up			10		
VO1 Short Circuit Detection Time in Operation	LVO1(SCP)		1		
VO2 Short Circuit Detection Time in Start-Up			10		
VO2 Short Circuit Detection Time in Operation	LVO2(SCP)		1		ms
VO3 Short Circuit Detection Time in Operation	t _{VO3(SCP)}		1		
VO3 Overload Detection Delay	t _{D(OVERLOAD)}		1		
VO2 Discharge Time after CTRL Goes High	t _{D(DISCHARGE)}		10		
CTRL Interface					
Initialization Time	t _{INIT}		300	400	
Shutdown Time Period	t _{OFF}	30	55	80	
Pulse High Level Time Period	t _{HIGH}	2	10	25	μs
Pulse Low Level Time Period	t _{LOW}	2	10	25	
Data Storage/Accept Time Period	t _{STORE}	30	55	80	







TYPICAL PERFORMANCE CHARACTERISTICS

At T_J = +25°C, V_{IN} = 3.7V, unless otherwise noted.



SG Micro Corp

At T_J = +25°C, V_{IN} = 3.7V, unless otherwise noted.

















AVDD (6.1V) Voltage Production Distribution



At T_J = +25°C, V_{IN} = 3.7V, unless otherwise noted.



SW3

AVDD

۱L

LOAD

AC Coupled

Time (5ms/div)

Time (400ns/div)

Time (400ns/div)

Startup Sequence

Time (10ms/div)

5V/div

20mV/

100mA/

100mA/

5V/div

20mV/

500mA/

500mA/

div

div

div

div

div

div

At T_J = +25°C, V_{IN} = 3.7V, unless otherwise noted.

At T_J = +25°C, V_{IN} = 3.7V, unless otherwise noted.

FUNCTIONAL BLOCK DIAGRAM

DETAILED DESCRIPTION

The SGM3836A consists of two boost converters and an inverting buck-boost converter. V_{ELVDD} is programmable in the range of 4.6V to 5.0V (default = 4.6V). V_{ELVSS} is programmable in the range of -5.4V to -1.4V (default = -2.5V) and V_{AVDD} is programmable between 5.8V and 7.9V (default = 6.1V). The transition time when V_{ELVSS} is programmed to a different voltage is adjustable by the CT pin capacitor.

Under-Voltage Lockout

The device has a built-in under-voltage lockout function that disables the device when the input supply voltage is too low for normal operation.

Thermal Shutdown

A thermal shutdown is implemented to prevent damage because of excessive heat and power dissipation. Once a temperature of typically +135 °C is exceeded the device shuts down (the programming is not lost). When the temperature decreases to typically +125 °C the device automatically restarts performing the start-up sequencing with the same voltages and programming as programmed before the thermal shutdown.

ELVDD Boost Converter (VO1)

The ELVDD boost converter uses a fixed-frequency valley-current-mode topology. The output voltage V_{ELVDD} is adjustable between 4.6V and 5.0V with a default voltage of 4.6V (see Table 1). In shutdown its output is fully isolated (input to output and output to input).

For the highest output voltage accuracy, connect the output sense pin (FBS) directly to the positive pin of the output capacitor. If not used, the FBS pin can be left floating or connected to ground, then the output voltage is sensed at the VO1 pin.

ELVSS Inverting Buck-Boost Converter (VO2)

The ELVSS inverting buck-boost converter uses a fixed-frequency peak-current-mode topology. V_{ELVSS} is programmable in the range of -5.4V to -1.4V (default = -2.5V) (see Table 1). In shutdown, its output is fully isolated (input to output and output to input).

AVDD Boost Converter (VO3)

The AVDD boost converter uses a fixed-frequency peak-current-mode topology. The output voltage V_{AVDD} is adjustable between 5.8V and 7.9V with a default voltage of 6.1V (see Table 1). In shutdown its output is fully isolated (input to output and output to input).

Start-Up Sequence, Soft-Start and Shut-Down

The device has an implemented soft-start which limits the inrush current. When V_{IN} is applied, the output discharge is undefined until the rising edge of CTRL sets the output discharge to follow the FD pin setting. When the converters are disabled all outputs are discharged if FD = high or high impedance if FD = low. The typical start-up sequence is shown in Figure 4.

- Pulling EN_VO3 high starts the AVDD boost converter. V_{AVDD} follows a linear 1.5ms long voltage ramp until it reaches its default value of 6.1V, then the switch current is limited to typical 0.2A.
- Pulling CTRL high starts the ELVDD boost converter. V_{ELVDD} starts with a reduced switch current limit of 0.2A until it reaches its default voltage of 4.6V, then the full current limit is released.
- 10ms after CTRL is pulled high the ELVSS inverting buck-boost converter starts. V_{ELVSS} starts with a reduced switch current limit of 0.4A until it reaches its default voltage of -2.5V, then the full current limit is released.

DETAILED DESCRIPTION (continued)

Figure 4. Start-Up Sequencing Active Discharge Enabled

Figure 5. Start-Up Sequencing Active Discharge Disabled

V_{ELVSS} Transition Time Control (CT Pin)

The transition time is the time required to move V_{ELVSS} from the actual voltage level to the new programmed voltage level. The transition time can be controlled by an external capacitor connected to the CT pin. The typical 50mV CT pin comparator detects when the CT pin is connected to GND or floating, then the fastest possible transition time is used. When a capacitor is

connected the R-C time constant τ sets the transition time. The output voltage is almost settled after 3τ , which means 95% of the target voltage is reached.

τ = Internal CT resistance × external capacitor

- $= R_{CT} \times C_{CT}$
- = $300k\Omega \times 100nF$
- = 30ms

Figure 6. VELVSS Transition Time Control

DETAILED DESCRIPTION (continued)

Digital Interface (CTRL Pin)

The digital interface allows programming of the positive output voltages V_{AVDD} , V_{ELVDD} and the negative output voltage V_{ELVSS} in discrete steps. Figure 7 shows an example for SGM3836A programming V_{ELVSS} to -5.2V. By default the output discharge during shutdown is controlled by the FD pin, the setting can be overwritten by digital programming. If programming is not required

the CTRL pin can also be used as a standard enable pin. Once the device is enabled the device starts with its default values (blue marked values in Table 1). The interface counts the rising edges applied to the CTRL pin and sets the new values as shown in Table 1. The settings are stored in a volatile memory. The reset behavior is described in the device reset section.

Rising Edges	V _{ELVSS}	Rising Edges	V _{ELVSS}	Rising Edges	V _{AVDD}	Rising Edges	Outputs Discharge	Rising Edges	V _{ELVSS} Transition Time	Rising Edges	VELVDD
0/no pulse	-2.5V	21	-3.4V	0/no pulse	6.1V	0/no pulse	controlled by FD pin	0/no pulse	controlled by CT pin	0/no pulse	4.6V
1	-5.4V	22	-3.3V	42	7.9V	50	ON	52	reserved	54	4.7V
2	-5.3V	23	-3.2V	43	7.6V	51	OFF	53	reserved	55	4.8V
3	-5.2V	24	-3.1V	44	7.3V					56	4.9V
4	-5.1V	25	-3.0V	45	7.0V					57	5.0V
5	-5.0V	26	-2.9V	46	6.7V						
6	-4.9V	27	-2.8V	47	6.4V						
7	-4.8V	28	-2.7V	48	6.1V						
8	-4.7V	29	-2.6V	49	5.8V						
9	-4.6V	30	-2.5V								
10	-4.5V	31	-2.4V								
11	-4.4V	32	-2.3V								
12	-4.3V	33	-2.2V								
13	-4.2V	34	-2.1V								
14	-4.1V	35	-2.0V								
15	-4.0V	36	-1.9V								
16	-3.9V	37	-1.8V								
17	-3.8V	38	-1.7V								
18	-3.7V	39	-1.6V								
19	-3.6V	40	-1.5V								
20	-3.5V	41	-1.4V								

Table 1. Programming Table

DETAILED DESCRIPTION (continued)

Short Circuit and Overload Protection

The device is protected against short of V_{AVDD}, V_{ELVDD} and V_{ELVSS} to ground. V_{ELVDD} and V_{ELVSS} are also protected when they are shorted together. A short at any converter and the V_{AVDD} overload protection shuts down the whole device, the shut-down state is latched, and input and outputs are fully disconnected. To reset the whole device V_{IN} has to cycle below under-voltage lockout or EN_VO3 and CTRL have to be low at the same time for minimum t_{OFF}. The device detects a short or an overload when one of the below conditions is fulfilled:

• V_{ELVDD} is not in regulation 10ms after V_{ELVDD} is enabled (10ms CTRL = high) \rightarrow shut-down all

• V_{ELVSS} is not in regulation 10ms after V_{ELVSS} is enabled (20ms after CTRL = high) \rightarrow shut-down all

- $V_{(\text{AVDD})}$ protection is enabled when the soft-start is completed.

During Operation:

- V_{AVDD} falls below 90% of its programmed voltage longer than 1ms $\rightarrow\,$ shut-down all

• V_{ELVDD} falls below 90% of its programmed voltage longer than 1ms \rightarrow shut-down all

• V_{ELVSS} rises above 500mV of its programmed voltage longer than 1ms \rightarrow shut-down all

Enable/Disable Active Discharge During Shutdown

The active discharge during shutdown can be enabled and disabled by the FD pin or by programming. The programming overwrites the FD pin setting until the function is reset.

• FD pin connected to GND or 51 CTRL pulses \rightarrow Active discharge is disabled and all outputs are high impedance.

• FD pin connected to HIGH (V_H > 1.2V) or 50 CTRL pulses \rightarrow Active discharge is enabled and all outputs are discharged.

Device Reset

• A power cycle resets all settings to default values as well as the short circuit protection.

• Enabling the V_{ELVDD} converter (first rising edge of CTRL) resets the output discharge \rightarrow Output discharge is controlled by FD pin.

- When CTRL is low for t_{OFF} then V_{ELVSS} is reset to default value $\rightarrow~$ -2.5V.

- + EN_VO3 and CTRL are low at the same time for $t_{\mbox{\scriptsize OFF}}$
- → Short circuit protection is reset.

Output Current Capacity

The device is a DC/DC convertor. Due to different input voltage and different output voltage, the output current capacity is quite different. A lower input voltage or a higher output voltage leads to a lower output current capacity. Please refer to the V_{ELVDD} and V_{ELVSS} Combined Maximum Output Current vs. Input Voltage plot and Table 2.

	V ₀₂ (V ₀₁ = 4.6V)								
VIN (V)	-2.5V	-2.7V	-3.0V	-4.0V	-5.4V				
2.9	740	730	690	590	470				
3.1	800	780	750	630	510				
3.3	850	830	790	660	540				
3.5	905	875	830	700	570				
3.7	940	910	860	730	595				
3.9	975	940	890	750	615				
4.1	1010	960	910	770	640				
4.3	1035	985	940	800	660				
4.5	1060	1010	960	820	680				

Table 2. Output Current Capacity (mA)

Operation with $V_{IN} < 2.9V$

The recommended minimum input supply voltage for full performance is 2.9V. The device continues to operate with input supply voltages below 2.9V, however, full performance is not ensured. The device does not operate with input supply voltages below the under-voltage Lockout threshold.

APPLICATION INFORMATION

Figure 1 shows a typical application circuit suitable for supplying AMOLED displays in smartphone applications. The circuit is designed to operate from a single-cell Li-lon battery and generates positive output voltages V_{AVDD} of 6.1V and V_{ELVDD} of 4.6V as well as a negative output voltage V_{ELVSS} of -2.5V.

For this design example, use the following input parameters in Table 3.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	2.9V to 4.5V
Output Voltage	$V_{AVDD} = 6.1V,$ $V_{ELVDD} = 4.6V,$ $V_{ELVSS} = -2.5V$
Switching Frequency	ELVDD, ELVSS and AVDD = 1.5MHz

In order to maximize performance, the device has been optimized for use with a relatively narrow range of component values. The V_{AVDD} boost converter typically requires a 10µH inductor, V_{ELVDD} and V_{ELVSS} require a 4.7µH inductor. Ceramic capacitors are usually used for input and output capacitors. It is recommended to use the suggested values in all applications. Customers using other values are strongly recommended to characterize circuit performance on a case-by-case basis.

ELVDD Boost Converter (VO1)

Inductor Selection

The main parameter for the inductor selection is the inductor saturation current, which must be higher than the peak switch current. Inductors with lower saturation current than the minimum switch current limit can be used when the maximum output current is not required, however a minimum saturation current of 0.5A is required to ensure proper startup. The minimum required saturation current is calculated by the peak inductor current formula.

The inductors DC resistance as well as its core losses affects the efficiency. Lower DC resistance results in higher high load efficiency. The core losses are especially important for light load efficiency. The core material as well as the inductors physical size has an influence on the core losses. The higher the quality factor Q of the inductor at the switching frequency (1.5MHz) the lower the core losses. Table 4 shows examples of suitable inductors, equivalent parts can be used.

- Minimum 3.3µH, maximum 6.1µH inductance.
- Minimum 0.5A saturation current, for full output current capability 2A.

- Minimum V_{IN} and maximum I_{OUT} must be taken to calculate the required saturation current.

• Duty Cycle:

$$D = \frac{V_{\text{out}} - V_{\text{in}} \times \eta}{V_{\text{out}}}$$

where

 V_{IN} is the boost converter input supply voltage. V_{OUT} is the boost converter output voltage. η is the boost converter efficiency.

• Peak Inductor Current:

$$I_{(\text{SW})\text{M}} = \frac{I_{\text{OUT}}}{1\text{-}D} + \frac{V_{\text{IN}} \times D}{2 \times f \times L}$$

where

 I_{OUT} is the boost converter output current. f = 1.5MHz (the boost converter switching frequency). L is the boost converter inductance (4.7µH).

Capacitor Selection

The main parameter for the capacitor selection is the capacitance at the operating voltage. The more voltage is applied at the capacitor the lower is its resulting capacitance (DC-bias effect), also temperature and AC-Voltage changes the capacitance, however the DC-bias effect is dominant. For best voltage filtering (lowest voltage ripple), low ESR capacitors are recommended. Table 5 and Table 6 show examples of suitable capacitors, equivalent parts can be used.

Input Capacitor:

- Minimum 2.5µF resulting capacitance.
- Minimum 6.3V voltage rating.

Output Capacitor:

- Minimum 2.5µF, maximum 40µF resulting capacitance.
- Minimum 6.3V voltage rating.

INDUCTANCE	I _{SAT}	DCR	MANUFACTURER	PART NUMBER	DIMENSIONS
	5.7A	53mΩ	ТОКО	FDV0620-4R7M	7.4mm × 6.7mm × 2mm
4.7µH	5.0A	75mΩ	Cyntec	CMLE061E-4R7MS	7.4mm × 6.7mm × 1.5mm
	4.1A	58mΩ	Cyntec	HBLE061E-4R7MS	6.4mm × 6.4mm × 1.5mm

Table 4. ELVDD Boost Converter (VO1) Inductor Selection

Table 5. Input Capacitor Selection ELVDD Boost Converter (VO1)

CAPACITANCE	VOLTAGE RATING	MANUFACTURER	PART NUMBER	SIZE
10µF	6.3V	Murata	GRM188R60J106ME84	0603
10µF	10V	Murata	GRM219R61A106ME47	0805
22µF	10V	Samsung	CL21A226MPCLRNC	0805

 Table 6. Output Capacitor Selection ELVDD Boost Converter (VO1)

CAPACITANCE	VOLTAGE RATING	MANUFACTURER	PART NUMBER	SIZE
10µF	10V	Murata	GRM219R61A106ME47	0805
22µF	10V	Samsung	CL21A226MPCLRNC	0805

ELVSS Inverting Buck-Boost Converter (VO2)

Inductor Selection

The main parameter for the inductor selection is the inductor saturation current, which must be higher than the peak switch current. Inductors with lower saturation current than the minimum switch current limit can be used when the maximum output current is not required, however a minimum saturation current of 0.5A is required to ensure proper startup. The minimum required saturation current is calculated by the peak inductor current formula.

The inductors DC resistance as well as its core losses affects the efficiency. Lower DC resistance results in higher high load efficiency. The core losses are especially important for light load efficiency. The core material as well as the inductors physical size has an influence on the core losses. The higher the quality factor Q of the inductor at the switching frequency (1.5MHz) the lower the core losses. Table 7 shows examples of suitable inductors, equivalent parts can be used.

- Minimum 3.3 μ H, maximum 6.1 μ H inductance.

• Minimum 0.5A saturation current, for full output current capability 2.8A.

- Minimum V_{IN} and maximum I_{O} must be taken to calculate the required saturation current.

Duty Cycle:

$$D = \frac{V_{OUT}}{V_{OUT} - V_{IN} \times \eta}$$

where

 V_{IN} is the inverting buck-boost converter input supply voltage.

 V_{OUT} is the inverting buck-boost converter output voltage.

 η is the inverting buck-boost converter efficiency.

Peak Inductor Current:

$$I_{(SW)M} = \frac{I_{OUT}}{1 - D} + \frac{V_{IN} \times D}{2 \times f \times L}$$

where

 ${\sf I}_{{\sf OUT}}$ is the inverting buck-boost converter output current.

f = 1.5MHz (the inverting buck-boost converter switching frequency).

L is the inverting buck-boost converter inductance (4.7 μ H).

Capacitor Selection

The main parameter for the capacitor selection is the capacitance at the operating voltage. The more voltage is applied at the capacitor the lower is its resulting capacitance (DC-bias effect), also temperature and AC-voltage changes the capacitance. However the DC-bias effect is dominant. For best voltage filtering (lowest voltage ripple), low ESR capacitors are recommended. Table 8 and Table 9 show examples of suitable capacitors, equivalent parts can be used.

Input Capacitor:

- Minimum 2.5µF resulting capacitance.
- Minimum 6.3V voltage rating.
- Output Capacitor:
- Minimum 2.5µF, maximum 40µF resulting capacitance.
- Minimum 10V voltage rating, when maximum -6V are used also 6.3V rated capacitors can be used.

Table 7. ELVSS Inverting Buck-Boost Converter (VO2) Inductor Selection

INDUCTANCE	I _{SAT}	DCR	MANUFACTURER	PART NUMBER	DIMENSIONS
	5.7A	53mΩ	ТОКО	FDV0620-4R7M	7.4mm × 6.7mm × 2mm
4.7µH	5.0A	75mΩ	Cyntec	CMLE061E-4R7MS	7.4mm × 6.7mm × 1.5mm
-	4.1A	58mΩ	Cyntec	HBLE061E-4R7MS	6.4mm × 6.4mm × 1.5mm

Table 8. Input Capacitor Selection ELVSS Inverting Buck-Boost Converter (VO2)

CAPACITANCE	VOLTAGE RATING	MANUFACTURER	PART NUMBER	SIZE
10µF	6.3V	Murata	GRM188R60J106ME84	0603
10µF	10V	Murata	GRM219R61A106ME47	0805
22µF	10V	Samsung	CL21A226MPCLRNC	0805

Table 9. Output Capacitor Selection ELVSS Inverting Buck-Boost Converter (VO2)

CAPACITANCE	VOLTAGE RATING	MANUFACTURER	PART NUMBER	SIZE
10µF	10V	Murata	GRM219R61A106ME47	0805
22µF	10V	Samsung	CL21A226MPCLRNC	0805

AVDD Boost Converter (VO3)

Inductor Selection

The main parameter for the inductor selection is the inductor saturation current, which must be higher than the peak switch current. Inductors with lower saturation current than the minimum switch current limit can be used when the maximum output current is not required, however a minimum saturation current of 0.2A is required to ensure proper startup. The minimum required saturation current is calculated by the peak inductor current formula.

The inductors DC resistance as well as its core losses affects the efficiency. Lower DC resistance results in higher high load efficiency. The core losses are especially important for light load efficiency. The core material as well as the inductors physical size has an influence on the core losses. The higher the quality factor Q of the inductor at the switching frequency (1.5MHz) the lower the core losses. Table 10 shows examples of suitable inductors, equivalent parts can be used.

Minimum 7µH, maximum 13µH inductance.

• Minimum 0.2A saturation current, for full output current capability 0.25A.

- Minimum V_{IN} and maximum I_{O} must be taken to calculate the required saturation current.

• Duty Cycle:

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{IN}} \times \mathsf{\eta}}{\mathsf{V}_{\mathsf{OUT}}}$$

where

 V_{IN} is the boost converter input supply voltage. V_{OUT} is the boost converter output voltage. η is the boost converter efficiency.

• Peak Inductor Current:

$$I_{(SW)M} = \frac{I_{OUT}}{1 - D} + \frac{V_{IN} \times D}{2 \times f \times L}$$

Where

 I_{OUT} is the boost converter output current. f = 1.5MHz (the boost converter switching frequency). L is the boost converter inductance (10µH).

Capacitor Selection

The main parameter for the capacitor selection is the capacitance at the operating voltage. The more voltage is applied at the capacitor the lower is its resulting capacitance (DC-bias effect), also temperature and

AC-Voltage changes the capacitance, however the DC-bias effect is dominant. For best voltage filtering (lowest voltage ripple), low ESR capacitors are recommended. Table 11 and Table 12 show examples of suitable capacitors, equivalent parts can be used.

Input Capacitor:

- Minimum 2.5µF resulting capacitance.
- Minimum 6.3V voltage rating.

Output Capacitor:

- Minimum 2.5µF, maximum 24µF resulting capacitance.
- Minimum 10V voltage rating.

INDUCTANCE	I _{SAT}	DCR	MANUFACTURER	PART NUMBER	DIMENSIONS
10µH	1.3A	400mΩ	ТОКО	DFE252012C-100M	2.5mm × 2.0mm × 1.2mm
	1.2A	530mΩ	ТОКО	DFE252010C-100M	2.5mm × 2.0mm × 1mm
	0.75A	600mΩ	Taiyo Yuden	MDKK2020T-100MM	2mm × 2mm × 1mm
	0.8A	359mΩ	CYNTEC	SDET25201B-100MS	2.5mm × 2mm × 1.2mm

Table 11. Input Capacitor Selection AVDD Boost Converter (VO3)

CAPACITANCE	VOLTAGE RATING	MANUFACTURER	PART NUMBER	SIZE
10µF	6.3V	Murata	GRM188R60J106ME84	0603
10µF	10V	Murata	GRM219R61A106ME47	0805
22µF	10V	Samsung	CL21A226MPCLRNC	0805

Table 12. Output Capacitor Selection AVDD Boost Converter (VO3)

CAPACITANCE	VOLTAGE RATING	MANUFACTURER	PART NUMBER	SIZE
10µF	10V	Murata	GRM219R61A106ME47	0805
22µF	10V	Samsung	CL21A226MPCLRNC	0805

Power Supply Recommendations

The device is designed to operate with input supplies from 2.9V to 4.5V. The input supply should be stable and free of noise if the device's full performance is to be achieved. If the input supply is located more than a few centimeters away from the device, additional bulk capacitance may be required. The input capacitance shown in the Application Information is sufficient for typical applications.

Layout Guideline

The PCB layout is an important step in the power supply design. An incorrect layout could cause converter instability, load regulation problems, noise, and EMI issues. Especially with a switching DC/DC converter at high load currents, too thin PCB traces can cause significant voltage spikes. Good grounding becomes important as well. If possible a common ground plane to minimize ground shifts between analog ground (GND) and power ground (PGND) is recommended.

• Place the input capacitor on PVIN and the output capacitor on VO2 as close as possible to the device. Use short and wide traces to connect the input capacitor on PVIN and the output capacitor on VO2.

• Place the output capacitor on VO1 and VO3 as close as possible to the device. Use short and wide traces to connect the output capacitor on VO1 and VO3.

• Connect the ground of the CT capacitor with AGND (pin 7) directly.

• Connect input ground and output ground on the same board layer, not through via hole.

• Connect AGND, PGND1 and PGND2 with the exposed thermal pad.

ADDITIONAL TYPICAL APPLICATION

Figure 8. Typical Application Circuit for Load Current Lower than 500mA

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DECEMBER 2019 – REV.A to REV.A.1	Page
Changed Detailed Description section	
Changes from Original (AUGUST 2019) to REV.A	Page
Changed from product preview to production data	All

PACKAGE OUTLINE DIMENSIONS

TQFN-3×3-16L

RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimer In Milli	nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A2	0.203	B REF	800.0	B REF	
D	2.900	3.100	0.114	0.122	
D1	1.600	1.800	0.063	0.071	
E	2.900	3.100	0.114	0.122	
E1	1.600	1.800	0.063	0.071	
k	0.200	0.200 MIN		3 MIN	
b	0.180	0.300	0.007	0.012	
e	0.500 TYP		0.020) TYP	
L	0.300 0.500		0.012	0.020	

TAPE AND REEL INFORMATION

REEL DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-3×3-16L	13″	12.4	3.35	3.35	1.13	4.0	8.0	2.0	12.0	Q2

CARTON BOX DIMENSIONS

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton]_
13″	386	280	370	5	00002

