SGMICRO

SGM61020 2A High Efficiency Synchronous Buck Converter

GENERAL DESCRIPTION

The SGM61020 is a high efficiency synchronous Buck DC/DC converter with 2A output current capability and adjustable output voltage. The input supply voltage is in the range of 2.5V to 5.5V. Using adaptive off-time peak current control, the efficiency of this device is higher than 80% for loads over 1mA and reaches 95% in the moderate load ranges (5V to 3.3V).

This device operates with a quasi-fixed 1.5MHz pulse width modulation (PWM) mode for moderate or heavy loads. But at light loads, pulse skip modulation is used for power-save mode (PSM). The PSM operating quiescent current is very low, typically 42 μ A, which is well suitable for battery powered applications to increase standby time. Despite such low quiescent current, the transient response to large load variations is excellent. The device shutdown current is typically 0.02 μ A.

The SGM61020 provides an adjustable output voltage by an external resistor divider. The device is capable for low dropout operation with 100% duty cycle. Some other features include internal soft-start for limiting startup inrush current, over-current and thermal shutdown protections, enable input and power good output (for P version only).

The SGM61020 is available in Green SOT-23-5 and SOT-563-6 packages and can operate in the -40 $^{\circ}$ C to +125 $^{\circ}$ C ambient temperature range.

FEATURES

- 2.5V to 5.5V Input Voltage Range
- Adjustable Output Voltage from 0.6V to $V_{\mbox{\scriptsize IN}}$
- Up to 95% Efficiency
- Low R_{DSON} Switches (102mΩ/57mΩ)
- Power-Save Mode for Light Load Efficiency
- 42µA (TYP) Operating Quiescent Current
- 100% Duty Cycle for Low Dropout Operation
- 1.5MHz PWM Switching Frequency
- Power Good Output (SGM61020P Only)
- Over-Current Protection
- Thermal Shutdown Protection
- Input Under-Voltage Lockout (UVLO) Protection
- -40°C to +125°C Operating Temperature Range
- Small Packaging: SGM61020: Available in Green SOT-23-5 and SOT-563-6 Packages SGM61020P: Available in a Green SOT-563-6 Package

APPLICATIONS

Battery-Powered Applications Point-of-Load Processor Power Supplies Hard Disk Drives (HDD)/Solid State Drives (SSD)

TYPICAL APPLICATION




Figure 1. Typical Application Circuit

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SCM61020	SOT-23-5	-40°C to +125°C	SGM61020XN5G/TR	RAAXX	Tape and Reel, 3000
SGM61020	SOT-563-6	-40°C to +125°C	SGM61020XKB6G/TR	ZMXX	Tape and Reel, 5000
SGM61020P	SOT-563-6	-40°C to +125°C	SGM61020PXKB6G/TR	ZNXX	Tape and Reel, 5000

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

MARKING INFORMATION



(1) XX = Date Code.



Date Code - Week
Date Code - Year
Serial Number

ABSOLUTE MAXIMUM RATINGS

Voltage Range	
VIN, EN, PG	0.3V to 6V
SW (DC)	0.3V to V _{IN} + 0.3V
SW (AC, less than 10ns) ⁽²⁾	
FB	0.3V to 5.5V
Package Thermal Resistance	
SOT-23-5, θ _{JA}	193°C/W
SOT-563-6, θ _{JA}	170°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C

NOTES:


All voltage values are with respect to the ground terminal.
 While switching.

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V _{IN}	2.5V to 5.5V
Output Voltage Range, V _{OUT}	0.6V to V _{IN}
Output Current Range, IOUT	0 to 2A
Sink Current at PG Pin, ISINK_PG	1mA (MAX)
Operating Junction Temperature Range.	40°C to +125°C

SOT-563-6





OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER


SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



PIN CONFIGURATIONS



SGM61020/SGM61020P (TOP VIEW)



SOT-563-6

PIN DESCRIPTION

PIN		NAME	I/O	FUNCTION	
SOT-23-5	SOT-563-6	NAME	20	FUNCTION	
1	5	EN	Active High Enable Input. Apply a logic low to shut down the devic EN up to VIN to enable it. Do not leave EN floating.		
2	2	GND	G	Ground Pin.	
3	4	SW	0	Switching Node Output Pin. Connect to the filter inductor.	
4	3	VIN	Р	Power Supply Input. Decouple VIN with at least 4.7µF ceramic capacitor to GND, close to the device. (If the input voltage oscillates, the input capacitance can be increased.)	
5	1	FB	Ι	Feedback Input. Use a resistor divider to feedback the output voltage this pin and set the voltage.	
		NC — No Connection. This pin can be left open or connected to GND.		No Connection. This pin can be left open or connected to GND.	
— 6		PG	0	Open-Drain Power Good Output Pin (SGM61020P Only). Pull it up with a resistor to a positive voltage no more than 5.5V. It can be left open if unused.	

NOTE: I = input, O = output, P = power, G = ground.

ELECTRICAL CHARACTERISTICS


(V_{IN} = 5.0V, typical values are at T_J = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Power Supply			I				
Quiescent Current into VIN Pin	Ι _Q	Not switching		42		μA	
Shutdown Current into VIN Pin	I _{SD}	EN = 0V		0.02		μA	
Under-Voltage Lockout Threshold	V _{UVLO}	V _{IN} falling		2.3		V	
Under-Voltage Lockout Hysteresis	V _{HYS}			100		mV	
Thermal Shutdown	т	Junction temperature rising		150		- °C	
		Junction temperature falling		130			
Logic Interface							
High-Level Threshold at EN Pin	VIH	$2.5V \le V_{IN} \le 5.5V$		0.98		V	
Low-Level Threshold at EN Pin	VIL	$2.5V \le V_{IN} \le 5.5V$		0.85		V	
	4	SGM61020 SOT-23-5 package		800			
Soft Startup Time	t _{ss}	SGM61020/P SOT-563-6 package		800		μs	
Output							
Feedback Regulation Voltage	V _{FB}			0.6		V	
Lligh eide FFT On Registeres		SOT-23-5 package		102	mΩ		
High-side FET On-Resistance	Б	SOT-563-6 package		78			
Low-side FET On-Resistance	R _{DSON}	SOT-23-5 package		57			
Low-side FET On-Resistance		SOT-563-6 package		41		mΩ	
Lligh aida FFT Current Limit	1	SGM61020 SOT-23-5 package		3.2		•	
High-side FET Current Limit	I _{LIM}	SGM61020/P SOT-563-6 package		3.2	A		
Switching Frequency	f _{sw}	V _{OUT} = 2.5V		1.5		MHz	
SGM61020P Only							
Power Good Threshold	V _{PG}	V_{FB} rising, referenced to V_{FB} nominal		$95\% \times V_{REF}$	v		
Fower Good Threshold		V_{FB} falling, referenced to V_{FB} nominal		$90\% \times V_{REF}$		v	
Power Good Low-Level Output Voltage	V_{PG_OL}	I _{SINK} = 1mA		0.1		V	
Input Leakage Current into PG Pin	I _{PG_LKG}	V _{PG} = 5.0V		0.01		μA	
Power Good Delay Time	t _{PG_DLY}	V _{FB} falling		43		μs	




TYPICAL PERFORMANCE CHARACTERISTICS


 T_A = +25°C, V_{IN} = 5V, V_{OUT} = 1.8V, L = 2.2µH, C_{OUT} = 10µF, unless otherwise noted.



















Startup and Shutdown with Load






TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_{A} = +25°C, V_{IN} = 5V, V_{OUT} = 1.8V, L = 2.2µH, DCR = 18m\Omega, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 T_A = +25°C, V_{IN} = 5V, V_{OUT} = 1.8V, L = 2.2µH, DCR = 18m Ω , unless otherwise noted.





SGM61020

FUNCTIONAL BLOCK DIAGRAM




Figure 2. SGM61020/SGM61020P Block Diagram

DETAILED DESCRIPTION

The SGM61020 is a high efficiency Buck switching regulator optimized for handheld battery-powered applications. It operates at a quasi-fixed frequency of 1.5MHz and uses adaptive off-time PWM control for the moderate to heavy load range. This allows using a small inductor and small capacitors for compact designs. At light load condition, this device operates in power-save mode to reduce the switching frequency and losses for longer battery life. The power-save mode quiescent current is $42\mu A$ (TYP) while the shutdown current is only $0.02\mu A$ (TYP).

Under-Voltage Lockout Protection

When the input voltage is below the UVLO threshold (2.3V, TYP), the device is shut down. If the input voltage rises above the UVLO threshold plus hysteresis, the IC will restart.

Enable Input

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator; drive it low to turn it off. Connect the EN pin directly to a voltage source that can't be higher than the VIN pin. The EN input should not be left floating.

Power Good Output (SGM61020P Only)

The PG pin is an open-drain output. PG requires a pull-up resistor (e.g. 510k Ω). PG pin is pulled to GND before the output voltage is above 95% of the nominal voltage. After FB voltage reaches 95% of V_{REF}, the PG pin is pulled high immediately. When the FB voltage drops below 90% of V_{REF}, the PG pin will be pulled low after a 43µs delay. Leave the PG pin unconnected when not used.

Device Co	Logic Status		
Device CC	High Z	Low	
Enable	$EN=High,V_{FB} \geq V_{PG}$	\checkmark	
Enable	EN = High, $V_{FB} \le V_{PG}$		\checkmark
Shutdown	EN = Low		\checkmark
Thermal Shutdown	$T_A > T_{JSD}$		\checkmark
UVLO	$1.4V < V_{IN} < V_{UVLO}$		\checkmark
Power Supply Removal	V _{IN} ≤ 1.4V	\checkmark	

Table 1. PG Output Logic



DETAILED DESCRIPTION (continued)

Soft Startup

An 800µs internal soft-start circuit is included to prevent input inrush current and voltage drops during startup. This circuit slowly ramps up the error amplifier reference voltage ($V_{REF} = 0.6V$) after exiting the shutdown state or under-voltage lockout (UVLO). Slow increase of the output voltage prevents the excessive inrush current for charging the output capacitors and creates a smooth output voltage rise. The other advantage of a soft-start is avoiding supply voltage drops especially on the high internal impedance sources such as the primary cells and rechargeable batteries.

The SGM61020 is also capable of starting with a pre-biased output capacitor when it is powering up or enabled. When the device is turning on, a bias on the output may exist due to the other sources connected to the load(s) such as multi-voltage ICs or simply because of residual charges on the output capacitors. For example, when a device with light load is disabled and re-enabled, the output may not drop during the off period and the device must restart under pre-biased output condition. Without the pre-biased capability, the device may not be able to startup properly. The output ramp is automatically initiated with the bias voltage and ramps up to the nominal output value.

Power-Save Mode (PSM)

At light load condition, the SGM61020 shifts to the PSM mode and operates with pulse skip modulation to reduce the switching frequency and minimize the losses. It also shuts down most of the internal circuits in PSM. In this mode, one or more PWM pulses are sent to charge the output capacitor and then the switches are kept off. The output capacitor voltage gradually drops due to small load current and when it falls below

the nominal voltage threshold, the PWM pulses resume. If the load is still low, the output will go slightly higher than normal again and the switches will turn off. In power-save mode, the output voltage is slightly higher than nominal output voltage. This effect can be mitigated by a larger output capacitor.

Low Dropout Operation (100% Duty Cycle)

When the input voltage reduces, the on-time increases. When the input voltage is lower than the regulation output voltage, the output voltage drops, and the SGM61020 goes into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the load current times the R_{DSON} composed by the high-side switch and inductor.

Current Limit Protection

Limiting the switch current protects the switch itself and also prevents over-current in the source and the inductor. If the high-side (HS) switch current exceeds the I_{LIM} threshold, HS switch is turned off and the low-side (LS) switch will be turned on to reduce the inductor current and limit the peak.

Note that the measured peak current limit in the closed-loop and open-loop (I_{LIM_OL}) test conditions is slightly different, mainly due to the current comparator propagation delay.

Thermal Shutdown Protection

A thermal shutdown function is implemented to prevent damage caused by excessive heat and power dissipation. Once the junction temperature exceeds +150°C, the device is shut down. The device is released from shutdown automatically when the junction temperature decreases by 20°C.



APPLICATION INFORMATION

In this section, power supply design with the SGM61020 synchronous Buck converter and selection of the external component will be explained based on the typical application that is applicable for various input and output voltage combinations.




Figure 3. SGM61020P Application Example with 1.8V/2.0A Output

Design Requirements

Table 2 summarizes the requirements for this example as shown in Figure 3. The selected components are given in Table 3.

Table 2. Design Parameters for the Application Example

Design Parameter	Example Value
Input Voltage	2.5V to 5.5V
Output Voltage	1.8V
Output Current	≤ 2A
Output Ripple Voltage	< 30mV

Table 3. Selected Components for the Design Example

Ref	Description	Manufacturer
C ₁	4.7μF, 10V, X7R, 0805, Ceramic P/N: GRM21BR71A475ME51L	Murata
$C_{2,}C_4$	NS	Standard
C ₃	10μF, 10V, X5R, 0805, Ceramic P/N: GRM21BR71A106ME51L	Murata
L ₁	2.2µH Wire Wound, DCR _{MAX} = 39mΩ, I _{SAT(30%)} = 4.9A, I _{RMS(40°C)} = 3A, 4mm × 4mm × 3mm, P/N: SWPA4030S2R2NT	Sunlord
R ₁	Value Depends on V _{OUT} , 200kΩ, 1%, 0603, 1/16W Chip Resistor	Standard
R ₂	100kΩ, 1%, 0603, 1/16W Chip Resistor	Standard
R ₃	510kΩ, 5%, 0603, 1/16W Chip Resistor	Standard

Input Capacitor Selection (CIN)

High frequency decoupling input capacitors with low ESR are needed to circulate and absorb the high frequency switching currents of the converter. Place this capacitor right beside the VIN and GND pins. A 4.7μ F ceramic capacitor with X5R or better dielectric

and 0805 or smaller size is sufficient in most cases. A larger value can be selected to reduce the input current ripple.

Inductor Selection (L)

The important factors for inductor selection are inductance (L), saturation current (I_{SAT}), RMS rating (I_{RMS}), DC resistance (DCR) and dimensions. Use Equation 1 to find the inductor peak current (I_{L_MAX}) and peak-to-peak ripple current (ΔI_L) in static conditions:

$$I_{L_MAX} = I_{O_MAX} + \frac{\Delta I_L}{2}$$
$$\Delta I_L = V_{OUT} \times \frac{1 - D}{L \times f_{SW}}$$
(1)

 $I_{O_{MAX}}$ is the maximum load current, D = V_{OUT}/V_{IN} represents duty cycle and f_{SW} is the switching frequency.

 I_{SAT} should be higher than I_{L_MAX} , and sufficient margin should be reserved. Typically, the saturation current above high-side current limit is enough, and a 10% to 30% ripple current is selected to calculate the inductance. Larger inductance values reduce the ripple current but lead to sluggish transient response.

Output Voltage Setting

Use Equation 3 to select the R_1/R_2 resistor divider to set the V_{OUT} . Select the R_2 value less than $180k\Omega$ to compromise noise sensitivity and light load losses.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) = 0.6V \times \left(1 + \frac{R_1}{R_2}\right)$$
(3)



APPLICATION INFORMATION (continued)

Output Capacitor Selection (COUT)

This device is capable to operate with low ESR ceramic capacitors to get low voltage ripple and fast response. $10\mu F \sim 22\mu F \times 2$ capacitors with X7R or X5R dielectric type are recommended. Minimum capacitance of output ripple criteria can be calculated from Equation 2.

$$C_{OUT} > \frac{\Delta I_L}{8 \times f_{SW} \times V_{OUT_RIPPLE}}$$
(2)

For output capacitor selection, transient response and loop stability should also be considered.To simplify customer's design process, the inductor and output capacitor combinations are recommended in Table 4.

Output Filter Design

Table 4 can be used to select the proper LC filter components for most design requirements. The inductor initial tolerance can be as high as -30% to +20% of the nominal value and proper current derating is usually required. Bias voltage may cause significant capacitance drops in the ceramic capacitors. The effective deviation of a ceramic capacitor can be as high as -50% to +20% of the nominal value.

 $L_1 = 2.2\mu$ H, $C_{OUT} = 22\mu$ F are the recommended values for the typical application.

Vout	L ₁	Cout
	1µH	22µF
0.9V		22µF × 2
0.90	2.2µH	22µF
		22µF × 2
	1µH	10µF
	—	22µF
1.8V		22µF × 2
1.0V	2.2µH	10µF
	—	22µF
	—	22µF × 2
	2.2µH	10µF
3.3V		22µF
	_	22µF × 2

Layout Guidelines

A good printed-circuit-board (PCB) layout is a critical element of any high performance design. Follow the guidelines below for designing a good layout for the SGM61020.


- Place the input capacitor close to the device with the shortest possible connection traces.
- Share the same GND return point for the input and output capacitors and locate it as close as possible to the device GND pin to minimize the AC current loops. Place the inductor close to the switching node and connect it with a short trace to minimize the parasitic capacitances coupled to the SW node.
- Keep the signal traces like the FB sense line away from SW or other noisy sources.
- Use GND planes in mid-layers for shielding and minimizing the ground potential drifts.

Refer to Figure 4 and Figure 5 for a recommended PCB layout.



SGM61020

APPLICATION INFORMATION (continued)



Top Layer

Bottom Layer

Figure 4. SOT-23-5 PCB layout






Figure 5. SOT-563-6 PCB layout




PACKAGE OUTLINE DIMENSIONS


SOT-23-5





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
А	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.950	0.950 BSC		BSC
e1	1.900 BSC		0.075	BSC
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

NOTES:


1. Body dimensions do not include mode flash or protrusion.


2. This drawing is subject to change without notice.





PACKAGE OUTLINE DIMENSIONS

SOT-563-6









RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
А	0.525	0.600	0.021	0.024
A1	0.000	0.050	0.000	0.002
b	0.170	0.270	0.007	0.011
С	0.090	0.180	0.004	0.007
D	1.500	1.700	0.059	0.067
E	1.100	1.300	0.043	0.051
E1	1.500	1.700	0.059	0.067
е	0.450	0.550	0.018	0.022
L	0.100	0.300	0.004	0.012
L1	0.200	0.400	0.008	0.016
θ	9° REF		9° F	REF


NOTES:

Body dimensions do not include mode flash or protrusion.
 This drawing is subject to change without notice.



TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SOT-563-6	7"	9.5	1.78	1.78	0.69	4.0	4.0	2.0	8.0	Q3

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
7" (Option)	368	227	224	8	
7"	442	410	224	18	00002

