50 A VRPower® Integrated Power Stage

DESCRIPTION

The SiC639 are integrated power stage solutions optimized for synchronous buck applications to offer high current, high efficiency, and high power density performance. Packaged in Vishay's proprietary 5 mm x 5 mm MLP package, SiC639 enables voltage regulator designs to deliver up to 50 A continuous current per phase.

The internal power MOSFETs utilizes Vishay's state-of-the-art Gen IV TrenchFET technology that delivers industry benchmark performance to significantly reduce switching and conduction losses.

The SiC639 incorporate an advanced MOSFET gate driver IC that features high current driving capability, adaptive dead-time control, an integrated bootstrap Schottky diode, a thermal warning (THWn) that alerts the system of excessive junction temperature, and zero current detection to improve light load efficiency. The drivers are also compatible with a wide range of PWM controllers and supports tri-state PWM, 3.3 V / 5 V PWM logic.

FEATURES

- Thermally enhanced PowerPAK® MLP55-31L pa
- Vishay's Gen IV MOSFET technology and a low side MOSFET with integrated Schottky diode



- Delivers up to 50 A continuous current
- · High efficiency performance
- High frequency operation up to 1.5 MHz
- Power MOSFETs optimized for 19 V input stage
- 3.3 V / 5 V PWM logic with tri-state and hold-off
- Zero current detect control for light load efficiency improvement
- Low PWM propagation delay (< 20 ns)
- Faster disable
- Thermal monitor flag
- Under voltage lockout for V_{CIN}
- Material categorization: for definitions of compliance

APPLICATIONS

- Multi-phase VRDs for computing, graphics card and memory
- Intel IMVP-8/9 VRPower delivery
 - - V_{CORE} , $V_{GRAPHICS}$, $V_{SYSTEM\ AGENT}$ Skylake, Kabylake platforms
 - -V_{CCGI} for Apollo Lake platforms
- Up to 24 V rail input DC/DC VR modules

TYPICAL APPLICATION DIAGRAM




Fig. 1 - SiC639 and SiC639A Typical Application Diagram

PINOUT CONFIGURATION DSBL# 37 MS MS 24 25 26 27 28 29 30 31 P_{GR} GL 25 24 33 GL PWM 1 1 PWM $\rm 23~V_{SWH}$ $V_{\rm SWH}$ 23 GL ZCD_EN# 2 2 ZCD_EN# $\rm 22~V_{SWH}$ V_{SWH} 22 32 V_{CIN} 3 C_GND 3 V_{CIN} $\rm 21~V_{SWH}$ V_{SWH} 21 4 C_{GND} C_{GND} 4 $\rm 20~V_{SWH}$ $V_{\rm SWH} 20$ 5 BOOT BOOT 5 35 $V_{\rm SWH}$ 19 $19 \, \mathrm{V}_{\mathrm{SWH}}$ $\mathsf{P}_{\mathsf{GND}}$ N.C. 6 V_{SWH} 18 6 N.C. $18 \, V_{SWH}$ 34 V_{SWH} 17 PHASE 7 7 PHASE $17 V_{SWH}$ \boldsymbol{V}_{IN} V_{SWH} 16 8 V_{IN} V_{IN} 8 $16 \, \mathrm{V}_{\mathrm{SWH}}$ 12 13 14 15 P P P P P P P 15 14 13 12 15 14 13 12 15 14 13 12 9 10 11 < < < < 11 10 9 Top view Bottom view

Fig. 2 - SiC639 Pin Configuration

PIN CONFIG	PIN CONFIGURATION						
PIN NUMBER	NAME	FUNCTION					
1	PWM	PWM input logic					
2	ZCD_EN#	The ZCD_EN# pin enables or disables zero cross detection on inductor current when it detects PWM = mid. When ZCD_EN# is LOW, GL stays on until ZCD detected when it detects PWM = mid. When ZCD_EN# is HIGH, GL turns off when it detects PWM = mid.or PWM = 1					
3	V _{CIN}	Supply voltage for internal logic circuitry					
4, 32	C _{GND}	Signal ground					
5	BOOT	High side driver bootstrap voltage					
6	N.C.	Not connected internally, can be left floating or connected to ground					
7	PHASE	Return path of high side gate driver					
8 to 11, 34	V _{IN}	Power stage input voltage. Drain of high side MOSFET					
12 to 15, 28, 35	P _{GND}	Power ground					
16 to 26	V _{SWH}	Phase node of the power stage					
27, 33	GL	Low side MOSFET gate signal					
29	V_{DRV}	Supply voltage for internal gate driver					
30	THWn	Thermal warning open drain output					
31	DSBL#	Disable pin. Active low					

ORDERING INFORMATION						
PART NUMBER	PACKAGE	MARKING CODE	OPTION			
SiC639CD-T1-GE3	PowerPAK MLP55-31L	SiC639	5 V PWM optimized			
SiC639ACD-T1-GE3	PowerPAK MLP55-31L	SiC639A	3.3 V PWM optimized			
SiC639DB		Reference board				

PART MARKING INFORMATION

P/N
LL \(\triangle \)
FYWW

= Pin 1 Indicator

P/N = Part Number Code

= Siliconix Logo

 \triangle = ESD Symbol

F = Assembly Factory Code

Y = Year Code

WW = Week Code

LL = Lot Code

ELECTRICAL PARAMETER	CONDITIONS	LIMIT	UNIT	
Input voltage	V _{IN}	-0.3 to +30		
Control logic supply voltage	V _{CIN}	-0.3 to +7	1	
Drive supply voltage	V_{DRV}	-0.3 to +7	1	
Switch node (DC voltage)	V	-0.3 to +30		
Switch node (AC voltage) (1)	V _{SWH}	-7 to +35		
BOOT voltage (DC voltage)	V	35	V	
BOOT voltage (AC voltage) (2)	V _{BOOT}	40		
BOOT to PHASE (DC voltage)	V	-0.3 to +7		
BOOT to PHASE (AC voltage) (3)	V _{BOOT-PHASE}	-0.3 to +8		
All logic inputs and outputs (PWM, DSBL#, and THWn)		-0.3 to V _{CIN} + 0.3		
Max. operating junction temperature	T _J	150		
Ambient temperature	T _A	-40 to +125	°C	
Storage temperature	T _{stg}	-65 to +150		
Floatroatatic discharge protectis:	Human body model, JESD22-A114	3000	\/	
Electrostatic discharge protection	Charged device model, JESD22-C101	1000	V	

Notes

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings
 only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the
 specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
- $^{(1)}$ The specification values indicated "AC" is V_{SWH} to P_{GND} -8 V (< 20 ns, 10 μJ), min. and 35 V (< 50 ns), max.
- $^{(2)}$ The specification value indicates "AC voltage" is V_{BOOT} to P_{GND} , 40 V (< 50 ns) max.
- $^{(3)}$ The specification value indicates "AC voltage" is V_{BOOT} to V_{PHASE} , 8 V (< 20 ns) max.

RECOMMENDED OPERATING RANGE							
ELECTRICAL PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNIT			
Input voltage (V _{IN})	2.7	=	24				
Drive supply voltage (V _{DRV})	4.5	5	5.5	M			
Control logic supply voltage (V _{CIN})	4.5	5	5.5	- V			
BOOT to PHASE (V _{BOOT-PHASE} , DC voltage)	4	4.5	5.5				
Thermal resistance from junction to ambient	-	10.6	-	°C/W			
Thermal resistance from junction to case	-	1.6	-	G/VV			

(DSBL# = ZCD_EN# = 5 V, V_{IN} = 12 V, V_{DRV} and V_{CIN} = 5 V, T_A = 25 °C)							
PARAMETER	SYMBOL	TEST CONDITION	MIN. TYP.		MAX.	UNIT	
POWER SUPPLY			141114.		IVIJ-OC.		
		V _{DSBL#} = 0 V, no switching, V _{PWM} = FLOAT	_	5	_		
Control logic supply current	I _{VCIN}	V _{DSBL#} = 5 V, no switching, V _{PWM} = FLOAT	_	300	-	μA	
3 11 3	VOV	$V_{DSBL\#} = 5 \text{ V, } f_S = 300 \text{ kHz, } D = 0.1$	-	350	-	1	
		f _S = 300 kHz, D = 0.1	-	9	14		
		f _S = 1 MHz, D = 0.1	-	30	-	mA	
Drive supply current	I _{VDRV}	V _{DSBL#} = 0 V, no switching	-	15	-		
		V _{DSBL#} = 5 V, no switching	-	55	-	μA	
BOOTSTRAP SUPPLY			•	•	•	•	
Bootstrap diode forward voltage	V_{F}	I _F = 2 mA			0.4	V	
PWM CONTROL INPUT (SiC639)							
Rising threshold	$V_{TH_PWM_R}$		-	-	4.2		
Falling threshold	$V_{TH_PWM_F}$		0.72	-	-	V	
Tri-state voltage	V_{TRI_FLOAT}	$V_{PWM} = FLOAT$	-	2.3	-	V	
Tri-state window	V_{TRI_WINDOW}		1.38	-	3		
Tri-state rising threshold hysteresis	V _{HYS_TRI_R}		-	225	-	mV	
Tri-state falling threshold hysteresis	V _{HYS_TRI_F}		-	325	-	1117	
		$V_{PWM} = 5 V$, DSBL# = high	-	-	350	μΑ	
PWM input current	I _{PWM}	$V_{PWM} = 5 \text{ V}, DSBL\# = \text{low}$	-	-	1		
1 Trivingat samont		$V_{PWM} = 0 V, DSBL# = high$	-	-	-350		
		$V_{PWM} = 0 V, DSBL# = low$	-	-	-1		
PWM CONTROL INPUT (SiC639A)	,, I			ı		l	
Rising threshold	V _{TH_PWM_R}		-	-	2.7		
Falling threshold	V _{TH_PWM_F}	V FLOAT	0.72	-	-	٧	
Tri-state Voltage	V _{TRI_FLOT}	$V_{PWM} = FLOAT$	-	1.8	-	_	
Tri-state window	V _{TRI_WINDOW}		1.38	-	1.95		
Tri-state rising threshold hysteresis	V _{HYS_TRI_R}		-	250	-	mV	
Tri-state falling threshold hysteresis	V _{HYS_TRI_F}	V _{PWM} = 3.3 V, DSBL# = high	-	300	225		
	•	V _{PWM} = 3.3 V, DSBL# = High V _{PWM} = 3.3 V, DSBL# = low	-	_	1		
PWM input current	I _{PWM}			-	-225	μA	
		$V_{PWM} = 0 \text{ V, DSBL#} = \text{Ingri}$ $V_{PWM} = 0 \text{ V, DSBL#} = \text{low}$	V _{PWM} = 0 V, DSBL# = high		-223	4	
TIMING SPECIFICATIONS		VPWM = 0 V, DOBE# = 10W					
Tri-state to GH/GL rising	t _{PD TRI R}		_	30	_		
propagation delay							
Tri-state GH hold-off time	t _{TSHO_GH}		-	35	-	ns	
Tri-state GL hold-off time	t _{TSHO_GL}		-	130	-		
GH - turn off propagation delay	t _{PD_OFF_GH}	No load, see fig. 4	-	15	-		
GH - turn on propagation delay (dead time rising)	t _{PD_ON_GH}		-	10	-		
GL - turn off propagation delay	t _{PD_OFF_GL}	D_OFF_GL		13	-		
GL - turn on propagation delay (dead time falling)	t _{PD_ON_GL}		-	10	-		
DSBL# Lo to GH/GL falling propagation delay	t _{PD_DSBL#_F}	Fig. 5	-	15	-		
PWM minimum on-time	t _{PWM_ON_MIN}		30	-	-	1	

ELECTRICAL SPECIFICA (DSBL# = ZCD_EN# = 5 V, V		$_{RV}$ and V_{CIN} = 5 V, T_A = 25 °C)					
PARAMETER	SYMBOL	TEST CONDITION	LIMITS			UNIT	
PARAMETER	STMBOL	SYMBOL TEST CONDITION		TYP.	MAX.	UNIT	
DSBL# ZCD_EN# INPUT							
DSBL# logic input voltage	V _{IH_DSBL#}	Input logic high	2	-	-		
DSBE# logic input voltage	$V_{IL_DSBL\#}$	Input logic low	-	-	0.8	V	
ZCD_EN# logic input voltage	V _{IH_ZCD_EN#}	Input logic high	2	-	-	V	
ZCD_EN# logic input voltage	V _{IL_ZCD_EN#}	Input logic low	-	-	0.8		
PROTECTION							
Under voltage lockout	V	V _{CIN} rising, on threshold	-	3.7	4.1	V	
Orider voltage lockout	V _{UVLO}	V _{CIN} falling, off threshold	2.7	3.1	-	V	
Under voltage lockout hysteresis	V _{UVLO_HYST}		-	575	-	mV	
THWn flag set (2)	T _{THWn_SET}		-	160	-		
THWn flag clear (2)	T _{THWn_CLEAR}		-	135	-	°C	
THWn flag hysteresis (2)	T _{THWn_HYST}		-	25	-		
THWn output low	V_{OL_THWn}	$I_{THWn} = 2 \text{ mA}$	-	0.02	-	V	

Notes

- (1) Typical limits are established by characterization and are not production tested
- (2) Guaranteed by design

DETAILED OPERATIONAL DESCRIPTION

PWM Input with Tri-state Function

The PWM input receives the PWM control signal from the VR controller IC. The PWM input is designed to be compatible with standard controllers using two state logic (H and L) and advanced controllers that incorporate tri-state logic (H. L. and tri-state) on the PWM output. For two state logic, the PWM input operates as follows. When PWM is driven above V_{PWM TH R} the low side is turned OFF and the high side is turned ON. When PWM input is driven below V_{PWM TH F} the high side is turned OFF and the low side is turned ON. For tri-state logic, the PWM input operates as previously stated for driving the MOSFETs when PWM is logic high and logic low. However, there is a third state that is entered as the PWM output of tri-state compatible controller enters its high impedance state during shut-down. The high impedance state of the controller's PWM output allows the SiC639 and SiC639A to pull the PWM input into the tri-state region (see definition of PWM logic and Tri-State, fig. 4). If the PWM input stays in this region for the Tri-state Hold-Off Period, tTSHO, both high side and low side MOSFETs are turned OFF. The function allows the VR phase to be disabled without negative output voltage swing caused by inductor ringing and saves a Schottky diode clamp. The PWM and tri-state regions are separated by hysteresis to prevent false triggering.

Disable (DSBL#)

In the low state, the DSBL# pin shuts down the driver IC and disables both high-side and low side MOSFETs. WhenDSBL# is low, the PWM resistor divider is also disconnected. In this state, standby current is minimized. If DSBL# is left unconnected, an internal pull-down resistor will pull the pin to C_{GND} and shut down the IC.

Diode Emulation Mode (ZCD_EN#)

When ZCD_EN# pin is driven below V_{IL_ZCD_EN#} diode emulation mode is enabled. If the PWM input is wi thin the tri-state window for longer than the tri-state hold off time, then the low side MOSFET is under control of the ZCD (zero crossing detect) comparator. In this mode, the LS MOSFET is turned off if the inductor current is < or = 0. Light load efficiency is improved by avoiding discharge of output capacitors. If ZCD_EN# is high, diode emulation mode is disabled. In this mode if PWM enters tri-state, the device will go into tri-state mode after tri-state delay and both the high side and low side MOSFETs will be turned off.

Thermal Shutdown Warning (THWn)

The THWn pin is an open drain signal that flags the presence of excessive junction temperature. Connect with a maximum of 20 k Ω , to V_{CIN}. An internal temperature sensor detects the junction temperature. The temperature threshold is 160 °C. When this junction temperature is exceeded the THWn flag is set. When the junction temperature drops below 135 °C the device will clear the THWn signal. The SiC639 and SiC639A do not stop operation when the flag is set. The decision to shutdown must be made by an external thermal control function.

Voltage Input (V_{IN})

This is the power input to the drain of the high side power MOSFET. This pin is connected to the high power intermediate BUS rail.

Switch Node (V_{SWH} and PHASE)

The switch node, V_{SWH} , is the circuit power stage output. This is the output applied to the power inductor and output filter to deliver the output for the buck converter. The PHASE pin is internally connected to the switch node V_{SWH} . This pin is to be used exclusively as the return pin for the BOOT capacitor. A 20 k Ω resistor is connected between GH (the high side gate) and PHASE to provide a discharge path for the HS MOSFET in the event that V_{CIN} goes to zero while V_{IN} is still applied.

Ground Connections (C_{GND} and P_{GND})

 P_{GND} (power ground) should be externally connected to C_{GND} (signal ground). The layout of the printed circuit board should be such that the inductance separating C_{GND} and P_{GND} is minimized. Transient differences due to inductance effects between these two pins should not exceed 0.5 V

Control and Drive Supply Voltage Input (VDRV, VCIN)

 V_{CIN} is the bias supply for the gate drive control IC. V_{DRV} is the bias supply for the gate drivers. It is recommended to separate these pins through a resistor. This creates a low pass filtering effect to avoid coupling of high frequency gate drive noise into the IC.

Bootstrap Circuit (BOOT)

The internal bootstrap diode and an external bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode is incorporated so that only an external capacitor is necessary to complete the bootstrap circuit. Connect a boot strap capacitor with one leg tied to BOOT pin and the other tied to PHASE pin.

Shoot-Through Protection and Adaptive Dead Time

The SiC639 and SiC639A have an internal adaptive logic to avoid shoot through and optimize dead time. The shoot through protection ensures that both high side and low side MOSFETs are not turned ON at the same time. The adaptive dead time control operates as follows. The high side and low side gate voltages are monitored to prevent the MOSFET turning ON from tuning ON until the other MOSFET's gate voltage is sufficiently low (< 1 V). Built in delays also ensure that one power MOSFET is completely OFF, before the other can be turned ON. This feature helps to adjust dead time as gate transitions change with respect to output current and temperature.

Under Voltage Lockout (UVLO)

During the start up cycle, the UVLO disables the gate drive holding high side and low side MOSFET gates low until the supply voltage rail has reached a point at which the logic circuitry can be safely activated. The SiC639, SiC639A also incorporates logic to clamp the gate drive signals to zero when the UVLO falling edge triggers the shutdown of the device. As an added precaution, a 20 k Ω resistor is connected between GH (the high side gate) and PHASE to provide a discharge path for the HS MOSFET.

FUNCTIONAL BLOCK DIAGRAM




Fig. 3 - SiC639 Functional Block Diagram

DEVICE TRUTH TABLE							
DSBL#	ZCD_EN#	PWM	GH	GL			
Н	L	Н	Н	L			
Н	L	H to mid	L	H, I _L > 0 A L, I _L < 0 A			
Н	L	L to mid	L	L			
Н	L	L	L	Н			
L	Х	X	L	L			
Н	Н	L	L	Н			
Н	Н	Н	Н	L			
Н	Н	mid	L	L			

PWM TIMING DIAGRAM




Fig. 4 - Timing Diagram

DSBL# PROPAGATION DELAY




Fig. 5 - DSBL# Falling Propagation Delay

ELECTRICAL CHARACTERISTICS

Test condition: $V_{IN} = 13 \text{ V}$, DSBL# = $V_{DRV} = V_{CIN} = 5 \text{ V}$, ZCD_EN# = 5 V, $V_{OUT} = 1 \text{ V}$, $V_{OUT} = 250 \text{ nH}$ (DCR = 0.32 m Ω), $V_{A} = 25 \text{ °C}$, natural convection cooling (All power loss and normalized power loss curves show SiC639A losses only unless otherwise stated)




Fig. 6 - Efficiency vs. Output Current ($V_{IN} = 12.6 V$)




Fig. 7 - Power Loss vs. Switching Frequency (V_{IN} = 12.6 V)




Fig. 8 - Efficiency vs. Output Current (V_{IN} = 9 V)




Fig. 9 - Safe Operating Area




Fig. 10 - Power Loss vs. Output Current (V_{IN} = 12.6 V)




Fig. 11 - Efficiency vs. Output Current (V_{IN} = 19 V)

ELECTRICAL CHARACTERISTICS

Test condition: $V_{IN} = 13 \text{ V}$, DSBL# = $V_{DRV} = V_{CIN} = 5 \text{ V}$, ZCD_EN# = 5 V, $V_{OUT} = 1 \text{ V}$, $V_{OUT} = 250 \text{ nH}$ (DCR = 0.32 m Ω), $V_{A} = 25 \text{ °C}$, natural convection cooling (All power loss and normalized power loss curves show SiC639A losses only unless otherwise stated)




Fig. 12 - UVLO Threshold vs. Temperature




Fig. 13 - PWM Threshold vs. Temperature (SiC639A)




Fig. 14 - PWM Threshold vs. Temperature (SiC639)




Fig. 15 - Boot Diode Forward Voltage vs. Temperature




Fig. 16 - PWM Threshold vs. Driver Supply Voltage (SiC639A)




Fig. 17 - PWM Threshold vs. Driver Supply Voltage (SiC639)

ELECTRICAL CHARACTERISTICS

Test condition: $V_{IN} = 13 \text{ V}$, DSBL# = $V_{DRV} = V_{CIN} = 5 \text{ V}$, ZCD_EN# = 5 V, $V_{OUT} = 1 \text{ V}$, $V_{OUT} = 250 \text{ nH}$ (DCR = 0.32 m Ω), $V_{A} = 25 \text{ °C}$, natural convection cooling (All power loss and normalized power loss curves show SiC639 and SiC639A losses only unless otherwise stated)




Fig. 18 - DSBL# Threshold vs. Temperature




Fig. 19 - DSBL# vs. Driver Input Voltage




Fig. 20 - DSBL# Pull-Down Current vs. Temperature




Fig. 21 - ZCD_EN# Threshold vs. Driver Supply Voltage




Fig. 22 - Driver Shutdown Current vs. Temperature





Fig. 23 - Driver Supply Current vs. Temperature


PCB LAYOUT RECOMMENDATIONS

Step 1: V_{IN}/GND Planes and Decoupling




- 1. Layout V_{IN} and P_{GND} planes as shown above
- 2. Ceramic capacitors should be placed right between V_{IN} and P_{GND} , and very close to the device for best decoupling effect
- Difference values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210, 0805, 0603 and 0402
- 4. Smaller capacitance value, closer to device V_{IN} pin(s)
 better high frequency noise absorbing

Step 2: V_{SWH} Plane




- Connect output inductor to DrMOS with large plane to lower the resistance
- 2. If any snubber network is required, place the components as shown above and the network can be placed at bottom

Step 3: V_{CIN}/V_{DRV} Input Filter




- The V_{CIN}/V_{DRV} input filter ceramic cap should be placed very close to IC. It is recommended to connect two caps separately.
- C_{VCIN} cap should be placed between pin 3 and pin 4 (C_{GND} of driver IC) to achieve best noise filtering.
- 3. C_{VDRV} cap should be placed between pin 28 (P_{GND} of driver IC) and pin 29 to provide maximum instantaneous driver current for low side MOSFET during switching cycle
- 4. For connecting C_{VCIN} analog ground, it is recommended to use large plane to reduce parasitic inductance.

Step 4: BOOT Resistor and Capacitor Placement




- These components need to be placed very close to IC, right between PHASE (pin 7) and BOOT (pin 5).
- To reduce parasitic inductance, chip size 0402 can be used.

Step 5: Signal Routing




- 1. Route the PWM / ZCD_EN# / DSBL# / THWn signal traces out of the top left corner next DrMOS pin 1.
- PWM signal is very important signal, both signal and return traces need to pay special attention of not letting this trace cross any power nodes on any layer.
- 3. It is best to "shield" traces form power switching nodes, e.g. V_{SWH} , to improve signal integrity.
- 4. GL (pin 27) has been connected with GL pad internally and does not need to connect externally.

Step 6: Adding Thermal Relief Vias



- 1. Thermal relief vias can be added on the V_{IN} and P_{GND} pads to utilize inner layers for high current and thermal dissipation.
- 2. To achieve better thermal performance, additional vias can be put on V_{IN} plane and P_{GND} plane.
- 3. V_{SWH} pad is a noise source and not recommended to put vias on this plane.
- 4. 8 mil drill for pads and 10 mils drill for plane can be the optional via size. Vias on pad may drain solder during assembly and cause assembly issue. Please consult with the assembly house for guideline.

Step 7: Ground Connection



- It is recommended to make single connection between C_{GND} and P_{GND} and this connection can be done on top layer.
- 2. It is recommended to make the whole inner 1 layer (next to top layer) ground plane and separate them into C_{GND} and P_{GND} plane.
- 3. These ground planes provide shielding between noise source on top layer and signal trace on bottom layer.

Multi-Phases VRPower PCB Layout

Following is an example for 6 phase layout. As can be seen, all the VRPower stages are lined in X-direction compactly with decoupling caps next to them. The inductors are placed as close as possible to the SiC639 and SiC639A to minimize the PCB copper loss. Vias are applied on all PADs (V_{IN} , P_{GND} , C_{GND}) of the SiC639 and SiC639A to ensure that both electrical and thermal performance are excellent. Large copper planes are used for all the high current loops, such as V_{IN} , V_{SWH} , V_{OUT} and P_{GND} . These copper planes are duplicated in other layers to minimize the inductance and resistance. All the control signals are routed from the SiC639 and SiC639A to a controller placed to the north of the power stage through inner layers to avoid the overlap of high current loops. This achieves a compact design with the output from the inductors feeding a load located to the south of the design as shown in the figure.






Fig. 24 - Multi - Phase VRPower Layout Top View



PowerPAK® MLP55-31L Case Outline



DIM		MILLIMETERS		INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A ⁽⁸⁾	0.70	0.75	0.80	0.027	0.029	0.031
A1	0.00	-	0.05	0.000	-	0.002
A2		0.20 ref.			0.008 ref.	
b ⁽⁴⁾	0.20	0.25	0.30	0.008	0.010	0.012
D	4.90	5.00	5.10	0.193	0.196	0.200
е		0.50 BSC			0.019 BSC	
E	4.90	5.00	5.10	0.193	0.196	0.200
	0.35	0.40	0.45	0.013	0.015	0.017
N ⁽³⁾		32			32	
Nd ⁽³⁾		8			8	
Ne ⁽³⁾		8			8	
D2-1	0.98	1.03	1.08	0.039	0.041	0.043
D2-2	0.98	1.03	1.08	0.039	0.041	0.043
D2-3	1.87	1.92	1.97	0.074	0.076	0.078
D2-4		0.30 BSC		0.012 BSC		
D2-5	1.00	1.05	1.10	0.039	0.041	0.043
E2-1	1.27	1.32	1.37	0.050	0.052	0.054
E2-2	1.93	1.98	2.03	0.076	0.078	0.080
E2-3	3.75	3.80	3.82	0.148	0.150	0.152
E2-4		0.45 BSC		0.018 BSC		
F1		0.20 BSC		0.008 BSC		
F2		0.20 BSC		0.008 BSC		
K1	0.67 BSC			0.026 BSC		
K2	0.22 BSC			0.008 BSC		
K3	1.25 BSC			0.049 BSC		
K4	0.05 BSC			0.002 BSC		
K5		0.38 BSC			0.015 BSC	
K6		0.12 BSC			0.005 BSC	

Package Information

MILLIMETERS			INCHES			
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
	0.40 BSC		0.016 BSC			
0.40 BSC 0.016 BSC						
	0.40 BSC 0.016 BSC					
	0.85 BSC 0.033 BSC					
0.40 BSC 0.016			0.016 BSC			
	0.40 BSC 0.016 BSC					
	MIN.	MIN. NOM. 0.40 BSC 0.40 BSC 0.40 BSC 0.40 BSC 0.85 BSC 0.40 BSC	MIN. NOM. MAX. 0.40 BSC 0.40 BSC 0.40 BSC 0.85 BSC 0.40 BSC	MIN. NOM. MAX. MIN. 0.40 BSC 0.40 BSC 0.40 BSC 0.85 BSC 0.40 BSC	MIN. NOM. MAX. MIN. NOM. 0.40 BSC 0.016 BSC 0.40 BSC 0.016 BSC 0.40 BSC 0.016 BSC 0.85 BSC 0.033 BSC 0.40 BSC 0.016 BSC	

ECN: T16-0644-Rev. E, 24-Oct-16

DWG: 6025

Notes

- 1. Use millimeters as the primary measurement
- 2. Dimensioning and tolerances conform to ASME Y14.5M. 1994
- 3. N is the number of terminals,

Nd is the number of terminals in X-direction, and

Ne is the number of terminals in Y-direction

Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip


The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body


Exact shape and size of this feature is optional

7. Package warpage max. 0.08 mm


Applied only for terminals

Recommended Land Pattern PowerPAK® MLP55-31L for SiC620, SiC620A





All dimensions in millimeters



Legal Disclaimer Notice

Revision: 08-Feb-17 1 Document Number: 91000