PCA9554 Remote 8-Bit I²C AND SMBus I/O Expander With Interrupt Output and **Configuration Registers**

1 Features

- I²C to Parallel Port Expander
- **Open-Drain Active-Low Interrupt Output**
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/Os
- 400-kHz Fast I²C Bus
- Three Hardware Address Pins Allow up to Eight Devices on the I²C/SMBus
- Input/Output Configuration Register
- Polarity Inversion Register ٠
- Internal Power-On Reset
- Power-Up With All Channels Configured as Inputs
- No Glitch On Power Up
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Description

This 8-bit I/O expander for the two-line bidirectional bus (I^2C) is designed for 2.3-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I²C interface [serial clock (SCL), serial data (SDA)].

The PCA9554 consists of one 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high or active low) registers. At power on, the I/Os are configured as inputs with a weak pullup to V_{CC}. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9554 in the event of a timeout or other improper operation by utilizing the power-on reset feature, which puts the registers in their default state and initializes the $I^2C/$ SMBus state machine.

The PCA9554 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

Device information (*)						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SSOP (16)	6.20 mm × 5.30 mm				
PCA9554	VQFN (16)	4.00 mm × 4.00 mm				
	QFN (16)	3.00 mm × 3.00 mm				

Dovice Information (1)

(1) For all available packages, see the orderable addendum at the end of the datasheet.




Table of Contents

1 Features	1
2 Description	1
3 Revision History	
4 Description (Continued)	
5 Pin Configuration and Functions	
6 Specifications	5
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	6
6.5 Electrical Characteristics	6
6.6 I ² C Interface Timing Requirements	<mark>8</mark>
6.7 Switching Characteristics	
6.8 Typical Characteristics	9
7 Parameter Measurement Information	11
8 Detailed Description	14

	8.1 Functional Block Diagram	14
	8.2 Device Functional Modes	15
	8.3 Programming	
9 /	Application Information Disclaimer	22
	9.1 Application Information	
	Power Supply Recommendations	
	10.1 Power-On Reset Requirements	24
	Device and Documentation Support	
	11.1 Receiving Notification of Documentation Updates	
	11.2 Support Resources	26
	11.3 Trademarks	26
	11.4 Electrostatic Discharge Caution	26
	11.5 Glossary	
	Mechanical, Packaging, and Orderable	
	Information	26

3 Revision History

C	hanges from Revision C (May 2021) to Revision D (March 2021)	Page
•	Moved the "Storage temperature range" to the Absolute Maximum Ratings	5
•	Moved the "Package thermal impedance" to the Thermal Resistance Characteristic	5
•	Changed the V _{IH} High-level input voltage (SDL, SDA) Max value From: 5.5 V To: V _{CC} in the <i>Recommend</i> Operating Conditions	ded 5
•	Changed the V _{IH} High-level input voltage (A0, A1, A2, P7–P0) MIN value From: 5.5 V To: 0.7 x V _{CC} in th <i>Recommended Operating Conditions</i>	
•	Changed the V _{IL} Low-level input voltage (A0, A1, A2, P7–P0) MAX value From: 0.8 V To: 0.3 x V _{CC} in th <i>Recommended Operating Conditions</i>	e
•	Added the Thermal Information table	
•	Changed V _{PORR} in the <i>Electrical Characteristics</i>	
•	Added V _{PORF} to the <i>Electrical Characteristics</i>	
•	Changed the I _{CC} Standby mode values in the <i>Electrical Characteristics</i>	
•	Changed the Ci SCL Max value From: 5 pF To: 8 pF in the <i>Electrical Characteristics</i>	
•	Changed the C _{io} SDA Max value From: 6.5 pF To: 9.5 pF in the <i>Electrical Characteristics</i>	
•	Changed the t _{pv} Output data valid MAX values From: 200 ns To 350 ns in the Swirtching Characteristics	
•	Changed the <i>Typical Characteristics</i> graphs	
•	Changed the Power Supply Recommendations	

С	hanges from Revision B (August 2008) to Revision C (May 2014)	Page
•	Added Interrupt Errata section	16

4 Description (Continued)

 $\overline{\text{INT}}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the PCA9554 can remain a simple slave device.

The device's outputs (latched) have high-current drive capability for directly driving LEDs and low current consumption.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I^2C address and allow up to eight devices to share the same I^2C bus or SMBus.

The PCA9554 is pin-to-pin and I^2C address compatible with the PCF8574. However, software changes are required, due to the enhancements in the PCA9554 over the PCF8574.

The PCA9554 and PCA9554A are identical except for their fixed I^2C address. This allows for up to 16 of these devices (eight of each) on the same $I^2C/SMBus$.

5 Pin Configuration and Functions




Table 5-1. Pin Functions

	PIN				
NAME	QSOP (DBQ) SOIC (DW), SSOP (DB), TSSOP (PW), AND TVSOP (DGV)	QFN (RGT) AND QFN (RGV)	DESCRIPTION		
A0	1	15	Address input. Connect directly to V_{CC} or ground.		
A1	2	16	Address input. Connect directly to V_{CC} or ground.		
A2	3	1	Address input. Connect directly to V _{CC} or ground.		
P0	4	2	P-port input/output. Push-pull design structure.		
P1	5	3	P-port input/output. Push-pull design structure.		
P2	6	4	P-port input/output. Push-pull design structure.		
P3	7	5	P-port input/output. Push-pull design structure.		
GND	8	6	Ground		
P4	9	7	P-port input/output. Push-pull design structure.		
P5	10	8	P-port input/output. Push-pull design structure.		
P6	11	9	P-port input/output. Push-pull design structure.		
P7	12	10	P-port input/output. Push-pull design structure.		
INT	13	11	Interrupt output. Connect to V_{CC} through a pullup resistor.		
SCL	14	12	Serial clock bus. Connect to V _{CC} through a pullup resistor.		
SDA	15	13	Serial data bus. Connect to V_{CC} through a pullup resistor.		
V _{CC}	16	14	Supply voltage		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6	V
VI	Input voltage range ⁽²⁾		-0.5	6	V
Vo	Output voltage range ⁽²⁾		-0.5	6	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{ОК}	Output clamp current	V _O < 0		-20	mA
I _{IOK}	Input/output clamp current	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
I _{OL}	Continuous output low current	$V_{O} = 0$ to V_{CC}		50	mA
I _{он}	Continuous output high current	$V_{O} = 0$ to V_{CC}		-50	mA
	Continuous current through GND			-250	mA
I _{CC}	Continuous current through V_{CC}			6 6 -20 ±20 50 -50	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			MIN	MAX	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	V
V _(ESD)	Lieurostalie discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	5.5	V
V	High-level input voltage	SCL, SDA	0.7 × V _{CC}	V _{CC} ⁽¹⁾	V
VIH	righ-level liput voltage	A2–A0, P7–P0	2	V _{CC}	v
V	Low-level input voltage	SCL, SDA	-0.5	0.3 × V _{CC}	V
V _{IL}		A2–A0, P7–P0	-0.5	$0.3 \times V_{CC}$	v
I _{OH}	High-level output current	P7–P0		-10	mA
I _{OL}	Low-level output current	P7–P0		25	mA
T _A	Operating free-air temperature	Operating free-air temperature		85	°C

(1) For voltages applied above V_{CC}, an increase in ICC will result.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		PCA9538					
		DB DBQ (SSOP) (SSOP)		DGV DW (TVSOP) (SOIC)		PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	113.2	121.7	120	57	63.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input diode clamp voltage	I _I = –18 mA	2.3 V to 5.5 V	-1.2			V
V _{PORR}	Power-on reset voltage, V _{CC} rising	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$			1.2	1.5	V
V _{PORF}	Power-on reset voltage, V _{CC} falling	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$		0.75	1		V
			2.3 V	1.8			
		I _{OH} = –8 mA	3 V	2.6			
			4.5 V	3.1			
V	P-port high-level output		4.75 V	4.1			V
V _{OH}	voltage ⁽²⁾		2.3 V	1.7			v
		I _{OH} = -10 mA	3 V	2.5			
			4.5 V	3			
			4.75 V	4			
	SDA	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	8		mA
		V _{OL} = 0.5 V	2.3 V	8	10		
			3 V	8	14		
			4.5 V	8	17		
	$\mathbf{D} = \mathbf{r} \cdot $		4.75 V	8	35		
I _{OL}	P port ⁽³⁾		2.3 V	10	13		
			3 V	10	19		
		V _{OL} = 0.7 V	4.5 V	10	24		
			4.75 V	10	45		
	INT	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	10		
	SCL, SDA					±1	
I _I	A2–A0	V _I = V _{CC} or GND	2.3 V to 5.5 V			±1	μA
IIH	P port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μA
IIL	P port	V _I = GND	2.3 V to 5.5 V			-100	μA
	- 1						

6.5 Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
			5.5 V		104	175	
		$V_I = V_{CC}$, $I_O = 0$, I/O = inputs, $f_{scl} = 400 \text{ kHz}$, No load	3.6 V		50	90	
	Operating made		2.7 V		20	65	
	Operating mode		5.5 V		60	150	
		$V_I = V_{CC}$, $I_O = 0$, I/O = inputs, $f_{scl} = 100$ kHz, No load	3.6 V		15	40	
I _{CC}			2.7 V		8	20	
			5.5 V		450	700	μΑ
	Standby mode	$V_{I} = GND, I_{O} = 0, I/O = inputs,$ $f_{scI} = 0 \text{ kHz, No load}$ $V_{I} = V_{CC}, I_{O} = 0, I/O = inputs,$ $f_{scI} = 0 \text{ kHz, No load}$	3.6 V		300	600	
			2.7 V		225	500	
			5.5 V		1.9	3.5	
			3.6 V		1.1	1.8	
			2.7 V		1	1.6	
A 1	Additional current in	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.3 V to 5.5 V			1.5	0
∆I _{CC}	standby mode	Every LED I/O at V _I = 4.3 V, f_{scl} = 0 kHz	5.5 V			1	mA
Ci	SCL	V _I = V _{CC} or GND	2.3 V to 5.5 V		4	8	pF
<u> </u>	SDA				5.5	9.5	~ Г
C _{io}	CC standby mode SCL SDA	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		8	9.5	pF

over operating free-air temperature range (unless otherwise noted)

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}) and $T_A = 25^{\circ}C$.

(2) The total current sourced by all I/Os must be limited to 85 mA.

(3) Each I/O must be externally limited to a maximum of 25 mA, and the P port (P0 to P7) must be limited to a maximum current of 200 mA.

6.6 I²C Interface Timing Requirements

over operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

			STANDARD I I ² C BUS		FAST MODI I ² C BUS	E	UNIT
			MIN	MAX	MIN		
f _{scl}	I ² C clock frequency		0	100	0	400	kHz
t _{sch}	I ² C clock high time		4		0.6		μs
t _{scl}	I ² C clock low time		4.7		1.3		μs
t _{sp}	I ² C spike time			50		50	ns
t _{sds}	I ² C serial-data setup time		250		100		ns
t _{sdh}	I ² C serial-data hold time		0		0		ns
t _{icr}	I ² C input rise time		1000	20 + 0.1C _b ⁽¹⁾	300	ns	
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{buf}	I ² C bus free time between stop an	d start	4.7		1.3		μs
t _{sts}	I ² C start or repeated start conditio	n setup	4.7		0.6		μs
t _{sth}	I ² C start or repeated start conditio	n hold	4		0.6		μs
t _{sps}	I ² C stop condition setup		4		0.6		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid	300		50		ns
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.3	3.45	0.1	0.9	μs
Cb	I ² C bus capacitive load	,		400		400	ns

(1) C_b = Total capacitive load of one bus in pF


6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see Figure 7-2 and Figure 7-3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	STANDARD MODE I ² C BUS	FAST MODE I ² C BUS	UNIT
			(001701)	MIN MAX	MIN MAX	
t _{iv}	Interrupt valid time	P port	INT	4	4	μs
t _{ir}	Interrupt reset delay time	SCL	INT	4	4	μs
t _{pv}	Output data valid	SCL	P7–P0	350	350	ns
t _{ps}	Input data setup time	P port	SCL	100	100	ns
t _{ph}	Input data hold time	P port	SCL	1	1	μs


6.8 Typical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise noted)




6.8 Typical Characteristics (continued)


 $T_A = 25^{\circ}C$ (unless otherwise noted)



7 Parameter Measurement Information



SDA LOAD CONFIGURATION




Α.	C	includes	probe	and iid	capacitance.	
	~_		p	~··~ j.g		


B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r/t_f \leq 30 ns.

C. All parameters and waveforms are not applicable to all devices.

Figure 7-1. I²C Interface Load Circuit And Voltage Waveforms









A. C_L includes probe and jig capacitance.

B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_0 = 50 Ω , t_r/t_f ≤ 30 ns.

C. All parameters and waveforms are not applicable to all devices.







READ MODE $(R/\overline{W} = 1)$

A. C_L includes probe and jig capacitance.

B. t_{pv} is measured from 0.7 × V_{CC} on SCL to 50% I/O pin output.

C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_t/t_f \leq 30 ns.


D. The outputs are measured one at a time, with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 7-3. P-Port Load Circuit And Voltage Waveforms

8 Detailed Description


8.1 Functional Block Diagram



A. Pin numbers shown are for the DB, DBQ, DGV, DW, N, or PW package.

B. All I/Os are set to inputs at reset.





A. At power-on reset, all registers return to default values.

Figure 8-2. Simplified Schematic Of P0 To P7

8.2 Device Functional Modes

8.2.1 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the PCA9554 in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the PCA9554 registers and I²C/SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

8.2.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in Figure 8-2) are off, which creates a high-impedance input with a weak pullup (100 k Ω typ) to V_{CC}. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

8.2.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t_{iv} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT. Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The \overline{INT} output has an open-drain structure and requires pullup resistor to V_{CC}.

8.2.3.1 Interrupt Errata

Description

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I²C command byte (register pointer) written to the device was 00h.

Note

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it will remain 00h.

2. Any other slave device on the I²C bus acknowledges an address byte with the R/W bit set high

8.2.3.1.1

System Impact

Can cause improper interrupt handling as the Master will see the interrupt as being cleared.

8.2.3.1.2

System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the PCA9554 device or before reading from another slave device.

Note

Software change will be compatible with other versions (competition and TI redesigns) of this device.

8.3 Programming

8.3.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 I^2C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 8-3). After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/\overline{W}).


After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the start and the stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see Figure 8-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 8-3).

Any number of data bytes can be transferred from the transmitter to the receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 8-5). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver will signal an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.








Figure 8-4. Bit Transfer




Figure 8-5. Acknowledgment On The I²C Bus

8.3.2 Register Map

Table 8-1. Interface Definition											
BYTE		BIT									
BTIE	7 (MSB)	6	5	4	3	2	1	0 (LSB)			
I ² C slave address	L	Н	L	L	A2	A1	A0	R/ W			
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0			

8.3.2.1 Device Address

Figure 8-6 shows the address byte for the PCA9554.




Figure	8-6.	PCA95	54 Address
--------	------	-------	------------

Table	8-2.	Address	Reference
-------	------	---------	-----------

	INPUTS		I ² C BUS SLAVE ADDRESS			
A2	A1	A0	FC BUS SLAVE ADDRESS			
L	L	L	32 (decimal), 20 (hexadecimal)			
L	L	Н	33 (decimal), 21 (hexadecimal)			
L	Н	L	34 (decimal), 22 (hexadecimal)			
L	Н	Н	35 (decimal), 23 (hexadecimal)			
Н	L	L	36 (decimal), 24 (hexadecimal)			
Н	L	Н	37 (decimal), 25 (hexadecimal)			
Н	Н	L	38 (decimal), 26 (hexadecimal)			
Н	Н	Н	39 (decimal), 27 (hexadecimal)			

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

8.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9554. Two bits of this command byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I^2C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by readsuntil a new command byte has been sent.

0	0	0	0	0	0	B1	В0
---	---	---	---	---	---	----	----

Figure 8-7. Control Register Bits

CONTROL R	EGISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP DEFAULT	
B1	B0	(HEX)	REGISTER	PROTOCOL		
0	0	0x00	Input Port Register	Read byte	XXXX XXXX	
0	1	0x01	Output Port Register	Read/write byte	1111 1111	
1	0	0x02	Polarity Inversion Register	Read/write byte	0000 0000	
1	1	0x03	Configuration Register	Read/write byte	1111 1111	

Table 8-3. Command Byte

8.3.2.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the Input Port register will be accessed next.

Table 8-4. Register 0 (Input Port Register) Table

BIT	17	16	15	14	13	12	l1	10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

BIT	07	O6	O5	04	O3	02	01	00		
DEFAULT	1	1	1	1	1	1	1	1		

Table 8-5. Register 1 (Output Port Register) Table

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

BIT	N7	N6	N5	N4	N3	N2	N1	N0	
DEFAULT	0	0	0	0	0	0	0	0	

Table 8-6. Register 2 (Polarity Inversion Register) Table

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

BIT	C7	C6	C5	C4	C3	C2	C1	C0			
DEFAULT	1	1	1	1	1	1	1	1			


Table 8-7. Register 3 (Configuration Register) Table

8.3.2.4 Bus Transactions

Data is exchanged between the master and PCA9554 through write and read commands.

8.3.2.4.1 Writes

Data is transmitted to the PCA9554 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.





8.3.2.4.2 Reads

The bus master first must send the PCA9554 address with the least-significant bit set to a logic 0 (see Figure 8-6 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9554 (see Figure 8-10 and Figure 8-11). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data





Figure 8-10. Read From Register



- A. This figure assumes the command byte has previously been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from P port. See Figure 8-10 for these details.

Figure 8-11. Read From Input Port Register

9 Application Information Disclaimer


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Typical Application

Figure 9-1 shows an application in which the PCA9554 can be used.



A. Device address is configured as 0100000 for this example.

- B. P0, P2, and P3 are configured as outputs.
- C. P1, P4, and P5 are configured as inputs.

D. P6 and P7 are not used and have internal 100-k Ω pullup resistors to protect them from floating.

Figure 9-1. Typical Application

9.1.1.1 Design Requirements

9.1.1.1.1 Minimizing I_{CC} When I/Os Control Leds

When the I/Os are used to control LEDs, they are normally connected to V_{CC} through a resistor as shown in Figure 9-1. The LED acts as a diode, so when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC}. ΔI_{CC} in *Electrical Characteristics* shows how I_{CC} increases as V_{IN} becomes lower than V_{CC}.

For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} when the LED is off to minimize current consumption. Figure 9-2 shows a high-value resistor in parallel with the LED. Figure 9-3 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply-current consumption when the LED is off.




Figure 9-2. High-Value Resistor In Parallel With Led




Figure 9-3. Device Supplied By A Lower Voltage

10 Power Supply Recommendations

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9554 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 10-1 and Figure 10-2.




Figure 10-1. V_{CC} Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V_{CC}




Figure 10-2. V_{CC} Is Lowered Below The Por Threshold, Then Ramped Back Up To V_{CC}

Table 10-1 specifies the performance of the power-on reset feature for PCA9554 for both types of power-on reset.

	Table 10-1. Recommended Supply Sequen		Nates			
	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC_FT}	Fall rate	See Figure 10-1	1		100	ms
V _{CC_RT}	Rise rate	See Figure 10-1	0.01		100	ms
V _{CC_TRR_GND}	Time to re-ramp (when V _{CC} drops to GND)	See Figure 10-1	0.001			ms
V _{CC_TRR_POR50}	Time to re-ramp (when V_{CC} drops to $V_{POR_{MIN}}$ – 50 mV)	See Figure 10-2	0.001			ms
V _{CC_GH}	Level that V_{CCP} can glitch down to, but not cause a functional disruption when V_{CCX_GW} = 1 μs	See Figure 10-3			1.2	V
V _{CC_GW}	Glitch width that will not cause a functional disruption when V_{CCX_GH} = 0.5 × V_{CCx}	See Figure 10-3				μs
V _{PORF}	Voltage trip point of POR on falling V_{CC}		0.767		1.144	V
V _{PORR}	Voltage trip point of POR on rising V_{CC}		1.033		1.428	V

Table 10-1. Recommended Supply Sequencing And Ramp Rates (1)

(1) $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance. Figure 10-3 and Table 10-1 provide more information on how to measure these specifications.




Figure 10-3. Glitch Width And Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 10-4 and Table 10-1 provide more details on this specification.




Figure 10-4. V_{POR}

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
PCA9554DB	Obsolete	Production	SSOP (DB) 16	-	-	Call TI	Call TI	-40 to 85	PD554
PCA9554DGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554
PCA9554DGVR.A	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554
PCA9554DW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	PCA9554
PCA9554PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	PD554
PCA9554PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554
PCA9554PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE OPTION ADDENDUM

23-May-2025


4-Jun-2025

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions a	re nominal												
Devic		•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9554[DGVR T\	VSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9554	PWR TS	SSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

4-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9554DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
PCA9554PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

DW 16

GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.

DB0016A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DB0016A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.

^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.