

3.8V-28V Vin, 3A Asynchronous Step-down DCDC Converter

FEATURES

- EMI Reduction with Switching Node Ringing-free
- 400kHz Switching Frequency with ±6% Frequency Spread Spectrum (FSS)
- Pulse Skipping Mode PSM with 25uA Quiescent Current in Light Load Condition
- 3.8V-28V Wide Input Voltage Range
- Up to 3A Continuous Output Load Current
- 0.8V ±1% Feedback Reference Voltage
- Fully Integrated $115m\Omega$ R_{dson} High Side MOSFET
- 1uA Shutdown Current
- 80ns Minimum On-time
- Precision Enable Threshold for Programmable **UVLO Threshold and Hysteresis**
- 4ms Built-in Soft Start Time
- Output Over Voltage Protection
- Thermal Shutdown Protection at 160°C
- Available in SOP-8L Package

APPLICATIONS

- White Goods, Home Appliance
- Surveillance
- Audio, WiFi Speaker
- Printer, Charging Station
- DTV, STB, Monitor/LCD Display


DESCRIPTION


The SCT9331C is 3A asynchronous buck converters with up to 28V wide input voltage range, which fully integrates 115mΩ high-side MOSFET to provide high step-down DC-DC conversion. efficiency SCT9331C adopts peak current mode control with the integrated compensation network, which makes SCT9331C easily to be used by minimizing the off-chip component count. The SCT9331C supports the Pulse Skipping Modulation (PSM) with typical 25uA Ultra-Low Quiescent.

The SCT9331C is an Electromagnetic Interference (EMI) friendly buck converter with implementing optimized design for EMI reduction. The SCT9331C features Frequency Spread Spectrum FSS with ±6% jittering span of the 400kHz switching frequency and modulation rate 1/512 of switching frequency to reduce the conducted EMI. The converter has proprietary designed gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off time, which further erases high frequency radiation EMI noise caused by the MOSFETs hard switching.

The SCT9331C offers output over-voltage protection, cycle-by-cycle peak current limit, and thermal shutdown protection. The device is available in SOP-8L package.

TYPICAL APPLICATION





REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 0.8: Customer Samples.

Revision 0.81: Update THERMAL INFORMATION and description of Peak Current Limit.

DEVICE ORDER INFORMATION


ORDERABLE	PACKAGING	STANDARD	PACKAGE	PINS	PACKAGE
DEVICE	TYPE	PACK QTY	MARKING		DESCRIPTION
SCT9331CSTDR	Tape & Reel	4000	331C	8	SOP-8

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted (1)

DESCRIPTION MIN MAX UNIT **BST** -0.3 38 VIN, SW, EN -0.3 32 FΒ -0.3 5.5 °C Operating junction temperature (2) -40 125 °C Storage temperature T_{STG} -65 150

PIN CONFIGURATION



Top View: SOP-8L

PIN FUNCTIONS

NAME	NO.	PIN FUNCTION
воот	1	Power supply for the high-side power MOSFET gate driver. Must connect a 0.1uF or greater ceramic capacitor between BST pin and SW node.
VIN	2	Power supply input. Must be locally bypassed.
EN	3	Enable logic input. Floating the pin enables the device. This pin supports high voltage input up to VIN supply to be connected VIN directly to enable the device automatically. The device has precision enable thresholds 1.18V rising / 1.1V falling for programmable UVLO threshold and hysteresis.
NC	4	Not Connected.
FB	5	Buck converter output feedback sensing voltage. Connect a resistor divider from VOUT to FB to set up output voltage. The device regulates FB to the internal reference of 0.8V typical.



2 For more information www.silicontent.com © 2024 Silicon Content Technology Co., Ltd. All Rights Reserved

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

NC	6	Not Connected.
GND	7	Power ground. Must be soldered directly to ground plane.
SW	8	Switching node of the buck converter.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted.

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Input voltage range	3.8	28	V
T _J	Operating junction temperature	-40	125	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
\/	Human Body Model (HBM), per ANSI-JEDEC-JS-001- 2014 specification, all pins (1)	-2.5	+2.5	kV
V _{ESD}	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014specification, all pins (1)	-1	+1	kV

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	SOP-8	UNIT
R _{0JA}	Junction to ambient thermal resistance (1)	84.75	
$\Psi_{ m JT}$	Junction-to-top characterization parameter	10.57	
ΨЈВ	Junction-to-board characterization parameter (1)	43.01	°C/W
ReJCtop	Junction to case thermal resistance (1)	53.01	
Rejb	Junction-to-board thermal resistance (1)	43.23	

⁽¹⁾ SCT provides $R_{\theta JA}$ and $R_{\theta JC}$ numbers only as reference to estimate junction temperatures of the devices. $R_{\theta JA}$ and $R_{\theta JC}$ are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT9331C is mounted. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT9331C. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual $R_{\theta JA}$ and $R_{\theta JC}$.



For more information www.silicontent.com © 2024 Silicon Content Technology Co., Ltd. All Rights Reserved

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

ELECTRICAL CHARACTERISTICS

V_{IN}=12V, T_J=-40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNI
Power Sup	ply and Output		.			
Vin	Operating input voltage		3.8		28	V
V _{IN_UVLO}	Input UVLO	V _{IN} rising		3.4		V
V IN_UVLO	Hysteresis			270		mV
I _{SD}	Shutdown current	EN=0, No load, VIN=12V		1	5	uA
lα	Quiescent current	EN=floating, No load, No switching. VIN=12V. BST-SW=5V		25		uA
Enable, Sof	ft Start and Working Modes					
V _{EN_H}	Enable high threshold			1.2		V
V _{EN_L}	Enable low threshold			1.1		V
I _{EN}	Enable pin input current	EN=1V		1		uA
I _{EN_HYS}	Enable pin hysteresis current	EN=1.5V		4.2		uA
Power MOS	SFETs	•	1			
R _{DSON_H}	High side FET on-resistance			115		mΩ
	and Error Amplifier					1
V _{FB}	Feedback Voltage		0.792	8.0	0.808	V
Current Lin	nit		J			
ILIM_HSD	HSD peak current limit	T _J =25°C	4	4.5	5	Α
Switching I	- requency	·				
Fsw	Switching frequency	V _{IN} =12V, V _{OUT} =5V	360	400	440	kHz
ton_min	Minimum on-time			80		ns
toff_min	Minimum off time*			120		ns
FJITTER	FSS jittering span			±6		%
Soft Start T	ime	 	L			1
tss	Internal soft-start time			4		ms
Protection		•	1			
	Output OVP threshold	V _{OUT} rising		110		%
V _{OVP}	Hysteresis			5		%
T _{HIC_W}	OCP hiccup wait time			4		ms
T _{HIC_R}	OCP hiccup restart time			33		ms
V _{BOOTUV}		BOOT-SW falling		2.3		V
V BOOTUV		Hysteresis		250		mV
T _{SD}	Thermal shutdown threshold*	T _J rising		160		°C
עט ו	Hysteresis*			25		

^{*}Derived from bench characterization



Product Folder Links: SCT9331C

TYPICAL CHARACTERISTICS




Figure 1. Efficiency vs Load Current, VOUT=5V




Figure 2. Efficiency vs Load Current, VOUT=3.3V




Figure 3. Load Regulation, Vin=12V, Vout=5V




Figure 4. Line Regulation, Vout=5V, Iload=3A




Figure 5. Reference Voltage vs Temperature




Figure 6. Current Limit vs Temperature

FUNCTIONAL BLOCK DIAGRAM




Figure 7. Functional Block Diagram



OPERATION

Overview

The SCT9331C device is 3.8V-28V input, 3A output, EMI friendly, fully integrated asynchronous buck converters. The device employs fixed frequency peak current mode control. An internal clock with 400kHz frequency initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly and the converter charges output cap. When sensed voltage on high-side MOSFET peak current rising above the voltage of internal COMP (see functional block diagram), the device turns off high-side MOSFET Q1. In the next rising edge of clock cycle, the high-side MOSFET Q1 turns on. This repeats on cycle-by-cycle based.

The peak current mode control with the internal loop compensation network and the built-in 4ms soft-start simplify the SCT9331C footprints and minimize the off-chip component counts.

The error amplifier serves the COMP node by comparing the voltage on the FB pin with an internal 0.8V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage. The device also integrates an internal slope compensation circuitry to prevent sub-harmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

The quiescent current of SCT9331C is 25uA typical under no-load condition and no switching. When disabling the device, the supply shut down current is only 1µA. The SCT9331C works at Pulse Skipping Mode PSM to further increase the power efficiency in light load condition, hence the power efficiency can be achieved up to 86% at 5mA load condition.

The SCT9331C implements the Frequency Spread Spectrum (FSS) modulation spreading of ±6% centered 400kHz switching frequency. FSS improves EMI performance by not allowing emitted energy to stay in any one receiver band for a significant length of time. The converter has optimized gate driver scheme to achieve switching node voltage ringing-free without sacrificing the MOSFET switching time to further damping high frequency radiation EMI noise.

The hiccup mode minimizes power dissipation during prolonged output overcurrent or short conditions. The hiccup wait time is 4ms and the hiccup restart time is 33ms. The SCT9331C device also features protections including cycle-by-cycle high-side MOSFET peak current limit, over-voltage protection, and over-temperature protection.

VIN Power

The SCT9331C is designed to operate from an input voltage supply range between 3.8V to 28V, at least 0.1uF decoupling ceramic cap is recommended to bypass the supply noise. If the input supply locates more than a few inches from the converter, an additional electrolytic or tantalum bulk capacitor or with recommended 22uF may be required in addition to the local ceramic bypass capacitors.

Under Voltage Lockout UVLO

The SCT9331C Under Voltage Lock Out (UVLO) default startup threshold is typical 3.4V with VIN rising and shutdown threshold is 3.13V with VIN falling. The more accurate UVLO threshold can be programmed through the precision enable threshold of EN pin.

Enable and Start up

When applying a voltage higher than the EN high threshold (typical 1.2V/rise), the SCT9331C enables all functions and the device starts soft-start phase. The SCT9331C has the built in 4ms soft-start time to prevent the output overshoot and inrush current. When EN pin is pulled low, the internal SS net will be discharged to ground. Buck operation is disabled when EN voltage falls below its lower threshold (typically 1.1V/fall).



An internal 1uA pull up current source connected from internal LDO power rail to EN pin guarantees that floating EN pin automatically enables the device. For the application requiring higher VIN UVLO voltage than the default setup, there is a 4.2uA hysteresis pull up current source on EN pin which configures the VIN UVLO voltage with an off-chip resistor divider R3 and R4, shown in Figure 8. The resistor divider R3 and R4 are calculated by equation (1) and (2).

EN pin is a high voltage pin and can be directly connected to VIN to automatically start up the device with VIN rising to its internal UVLO threshold.




Figure 8. Adjustable VIN UVLO

$$R3 = \frac{V_{Start} \left(\frac{V_{ENF}}{V_{ENR}}\right) - V_{Stop}}{I_1 \left(1 - \frac{V_{ENF}}{V_{ENR}}\right) + I_2} \tag{1}$$

$$R4 = \frac{R_3 \times V_{ENF}}{V_{Stop} - V_{ENF} + R_3(I_1 + I_2)}$$
 (2)

Where:

Vstart: Vin rise threshold to enable the device Vstop: Vin fall threshold to disable the device

 $I_1=1uA$ $I_2=4.2uA$ $V_{ENR}=1.2V$ $V_{ENF}=1.1V$


EMI Reduction with Frequency Spread Spectrum and Switching Node Ringing-free

In some applications, the system EMI test must meet EMI standards EN55011 and EN55022. To improve EMI performance, SCT9331C adopts Frequency Spread Spectrum (FSS) to spread the switching noise over a wider band and therefore reduces conducted and radiated interference peak amplitude at particular frequency. The SCT9331C features 400kHz switching frequency with spreading frequency of +/-6% and modulation rate 1/512 of switching frequency. The FSS technique effectively decreases the EMI noise by spreading the switching frequency from fixed 400kHz to a range 376KHz ~ 424KHz. As a result, the harmonic wave amplitude is reduced and the harmonic wave band is wider.

In buck converter, the switching node ringing amplitude and cycles are critical especially related to the high frequency radiation EMI noise. The SCT9331C implements the multi-level gate driver speed technique to achieve



the switching node ringing-free without scarifying the switching node rise/fall slew rate and power efficiency of the converter. The switching node ringing amplitude and cycles are damped by the built-in MOSFETs gate driving technique (SCT Patented Proprietary Design). The switching node zoomed in wave form is shown in Figure 9.






Figure 9. SCT9331C Switching Node Waveform

Figure 10. SCT9331C LDO Mode Waveform

Peak Current Limit and Hiccup Mode

The SCT9331C has cycle-by-cycle peak current limit with sensing the internal high side MOSFET Q1 current during overcurrent condition. While the Q1 turns on, its conduction current is monitored by the internal sensing circuitry. Once the high-side MOSFET Q1 current exceeds the limit, it turns off immediately. The inductor current flows through an external diode and then turns on Q1 again after the next switch signal arrives. If over current time exceeds 4ms, the buck converter enters hiccup mode and shuts down. After 33ms waiting time, the buck converter restarts to power up. The hiccup modes reduce the power dissipation in over current condition.

During short-circuit events, the inductor current can exceed the peak current limit because of the high input voltage and the minimum on-time. When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off-time. The conduction voltage drop Vd of the external freewheeling diode will decrease with the increase of temperature. When Vd is too low, the inductor current cannot be reduced within a limited freewheeling time. So, to better protect the chip, please pay attention to the changes in the conduction voltage drop Vd of the freewheeling diode.

Over Voltage Protection and Minimum On-time

SCT9331C features buck converter output over voltage protection (OVP). If the output feedback pin voltage exceeds110% of feedback reference voltage (0.8V), the converter stops switching immediately. When the output feedback pin voltage drops below 105% of feedback reference voltage, the converter resumes to switching. The OVP function prevents the connected output circuitry damaged from un-predictive overvoltage. Featured feedback overvoltage protection also prevents dynamic voltage spike to damage the circuitry at load during fast loading transient.

The high-side MOSFET Q1 has minimum on-time 80ns typical limitation. While the device operates at minimum on-time, further increasing VIN results in pushing output voltage beyond regulation point. With output feedback over voltage protection, the converter skips pulse by turning off high-side MOSFET Q1 and prevents output running away higher to damage the load.

PSM Working Modes

In heavy load condition, the SCT9331C forces the device operating at forced Pulse Width Modulation (PWM) mode. When the load current decreasing, the internal COMP net voltage decreases as the inductor current down. With the load current further decreasing, the COMP net voltage decreases and be clamped at a voltage corresponding to the 480mA peak inductor current. When the load current approaches zero, the SCT9331C enter Pulse Skipping



Mode (PSM) mode to increase the converter power efficiency at light load condition. When the inductor current decreases to zero, zero-cross detection circuitry on high-side MOSFET Q1 forces the Q1 off till the beginning of the next switching cycle. The buck converter does not sink current from the load when the output load is light and converter works in PSM mode.

Bootstrap Voltage Regulator

An external bootstrap capacitor between BST and SW pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off

The floating supply (BST to SW) UVLO threshold is 2.55V rising and hysteresis of 250mV. When the converter operates with high duty cycle or prolongs in sleep mode for certain long time, the required time interval to recharging bootstrap capacitor is too long to keep the voltage at bootstrap capacitor sufficient. When the voltage across bootstrap capacitor drops below 2.3V, BST UVLO occurs. The SCT9331C intervenes to turn off high-side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee operation over a wide duty range.

Low Drop-out Regulation

To support the application of small voltage-difference between Vout and Vin, the Low Drop Out (LDO) Operation is implemented by the SCT9331C. When VIN is close to output voltage and minimum off time is triggered, switching on time will be extended to avoid output voltage drops, switching frequency will decrease accordingly. After maximum On-time (Typ.25µs) is triggered, SW will be in max duty cycle (Typ. 99.5%) operation. Thus, the effective duty cycle of the switching regulator during Low Drop-out LDO operation can be very high as shown in Figure 10.

During ultra-low voltage difference of input and output voltages, i.e., the input voltage ramping down to power down, the output can track input closely thanks to LDO operation mode.

The minimum operating frequency limit of about 40KHz can also effectively prevent audio noise interference caused by switching frequency when working with large duty cycle.

Thermal Shutdown

Once the junction temperature in the SCT9331C exceeds 160°C, the thermal sensing circuit stops converter switching and restarts with the junction temperature falling below 135°C. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.



APPLICATION INFORMATION

Typical Application




Figure 11. 12V Input, 5V/3A Output

Design Parameters

Design Parameters	Example Value
Input Voltage	24V (3.8~28V)
Output Voltage	5V
Output Current	3A
Output voltage ripple (peak to peak)	±8mV
Switching Frequency	400kHz



Input Capacitor Selection

For good input voltage filtering, choose low-ESR ceramic capacitors. A ceramic capacitor 10µF is recommended for the decoupling capacitor and a0.1µF ceramic bypass capacitor is recommended to be placed as close as possible to the VIN pin of the SCT9331C.

Use Equation (3) to calculate the input voltage ripple:

$$\Delta V_{IN} = \frac{I_{OUT}}{C_{IN} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(3)

Where:

- C_{IN} is the input capacitor value
- f_{sw} is the converter switching frequency
- IOUT is the maximum load current

Due to the inductor current ripple, the input voltage changes if there is parasitic inductance and resistance between the power supply and the VIN pin. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, a 35V/10uF input ceramic capacitor is recommended for most of applications. Choose the right capacitor value carefully with considering high-capacitance ceramic capacitors DC bias effect, which has a strong influence on the final effective capacitance.

Inductor Selection

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and buck converter efficiency. The inductor value, DC resistance (DCR), and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DCR, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the maximum input voltage, minimum output voltage, maxim load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a buck converter, calculate the inductor minimum value as shown in equation (4).

$$L_{INDMIN} = \frac{V_{OUT} \times (V_{INMAX} - V_{OUT})}{V_{INMAX} \times K_{IND} \times I_{OUT} \times f_{SW}}$$
(4)

Where:

KIND is the coefficient of inductor ripple current relative to the maximum output current.

Therefore, the peak switching current of inductor, ILPEAK, is calculated as in equation (5).

$$I_{LPEAK} = I_{OUT} + K_{IND} \times \frac{I_{OUT}}{2} \tag{5}$$

Set the current limit of the SCT9331C higher than the peak current I_{LPEAK} and select the inductor with the saturation current higher than the current limit. The inductor's DC resistance (DCR) and the core loss significantly affect the efficiency of power conversion. Core loss is related to the core material and different inductors have different core

SCT

loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss.

Output Capacitor Selection

For buck converter, the output capacitor value determines the regulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

For small output voltage ripple, choose a low-ESR output capacitor like a ceramic capacitor, for example, X5R and X7R family. Typically, $1\sim3x$ $22\mu F$ ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Due to a capacitor's de-rating under DC bias, the bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance.

From the required output voltage ripple, use the equation (6) to calculate the minimum required effective capacitance, C_{OUT} .

$$C_{OUT} = \frac{\Delta I_{LPP}}{8 \times V_{OUTRipple} \times f_{SW}} \tag{6}$$

Where

- V_{OUTRipple} is output voltage ripple caused by charging and discharging of the output capacitor.
- Δl_{LPP} is the inductor peak to peak ripple current, equal to k_{IND} * l_{OUT}.
- f_{SW} is the converter switching frequency.

The allowed maximum ESR of the output capacitor is calculated by the equation (7).

$$R_{ESR} = \frac{V_{OUTRipple}}{\Delta I_{LPP}} \tag{7}$$

The output capacitor affects the crossover frequency $f_{\rm C}$. Considering the loop stability and effect of the internal loop compensation parameters, choose the crossover frequency less than 55 kHz without considering the feed-forward capacitor. A simple estimation for the crossover frequency without feed forward capacitor is shown in equation (8), assuming $C_{\rm OUT}$ has small ESR.

$$C_{OUT} > \frac{72k \times G_M \times G_{MP} \times 0.8V}{2\pi \times V_{OUT} \times f_C}$$
(8)

Where

- G_M is the transfer conductance of the error amplifier, which is 120uS.
- G_{MP} is the gain from internal COMP to inductor current, which is 6.7A/V.
- f_C is the cross over frequency.

Additional capacitance de-rating for aging, temperature and DC bias should be factored in which increases this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. The capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation (9) can be used to calculate the RMS ripple current the output capacitor needs to support.

$$I_{COUTRMS} = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{\sqrt{12} \cdot V_{IN} \cdot L_{IND} \cdot f_{SW}}$$

$$(9)$$



Output Feed-Forward Capacitor Selection

The SCT9331C has the internal integrated loop compensation as shown in the function block diagram. The compensation network includes a 72kohm resistor and a 1nF capacitor. Usually, the type II compensation network has a phase margin between 60 and 90 degree. However, if the output capacitor has ultra-low ESR, the converter results in low phase margin. To increase the converter phase margin, a feed-forward cap C_{ff} is used to boost the phase margin at the converter cross-over frequency f_c. Equation (10) is used to calculate the feed-forward capacitor.

$$C_{ff} = \frac{1}{2\pi \cdot f_C \times R_1} \tag{10}$$

Diode Selection

The SCT9331C requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than VIN (max). The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 30V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the SCT9331C.

For the example design, the PDS540-13 Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the PDS540-13 is 0.43 volts at 3A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off time of the internal power switch. The off time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the ac losses of the diode need to be considered. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 11 is used to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The PDS540-13 diode has a junction capacitance of 120pF. Using Equation 11, the total loss in the diode at the maximum input voltage is 1.17W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_{D} = \frac{(V_{IN_MAX} - V_{OUT}) \times I_{OUT} \times V_{d}}{V_{IN_MAX}} + \frac{C_{j} \times f_{SW} \times (V_{IN} + V_{d})^{2}}{2}$$
(11)

Output Feedback Resistor Divider Selection

The SCT9331C features external programmable output voltage by using a resistor divider network R1 and R2 as shown in the typical application circuit Figure 15. Use Equation 12 to calculate the resistor divider values.

$$R_1 = \frac{(V_{OUT} - V_{ref}) \times R_2}{V_{ref}} \tag{12}$$

Set the resistor R2 value to be approximately 30k. Slightly increasing or decreasing R1 can result in closer output voltage matching when using standard value resistors.




Table 1. Recommended External Components

Vout	L1	COUT	R1	R2
3.3V	6.5uH	3*22uF	93.5k	30k
5V	10uH	3*22uF	158k	30k
12V	22uH	3*22uF	422k	30k



Application Waveforms (VIN=24V, VOUT=5V)






Figure 17. Load Transient IOUT=0.75A to 2.25 A, SR=1600mA/us



Application Waveforms (Continued)




Figure 18. Over Current Protection(0A to hard short)




Figure 20. Output Ripple (Iload=10mA)




Figure 22. Output Ripple (Iload=3A)




Figure 19. Over Current Release (hard short to 0A)




Figure 21. Output Ripple (Iload=1A)




Figure 23. Thermal, 12VIN, 5Vout, 3A

Layout Guideline

Proper PCB layout is a critical for SCT9331C's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

- 1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise associated with clock frequency. The thumb of rule is to make ground trace lowest impendence and power are distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing overheat area.
- 2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
- 3. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make sure top switching loop with power have lower impendence of grounding.
- 4. The bottom layer is a large ground plane connected to the ground plane on top layer by vias. The power pad should be connected to bottom PCB ground planes using multiple vias directly under the IC. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. Improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. It is recommended 8mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.
- 5. Output inductor should be placed close to the SW pin. The area of the PCB conductor minimized to prevent excessive capacitive coupling.
- 6. Route BST capacitor trace on the bottom layer to provide wide path for topside ground.







Figure 24. PCB Layout Example



PACKAGE INFORMATION








Symbol	Dimensions Ir	n Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
Α	1.450	1.750	0.057	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
Е	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
е	1.270(BSC)	0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



TAPE AND REEL INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.

