

1CH H-bridge Motor Driver with Integrated Current Sense and Regulation

FEATURES

- AEC-Q100 result certification in progress:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- N-Channel H-bridge Motor Driver:
 - Drives One Bidirectional Brushed DC Motor,
 - Two Unidirectional Brushed DC Motors,
 - or Other Resistive and Inductive Loads
- Wide 4.5V to 37V Operating Voltage
- 10A Peak Current Drive
- Integrated Current Sensing and Regulation
- PH/EN and PWM Input Control Modes
- Cycle-by-cycle or Fixed Off-Time Current Regulation
- Supports 1.8V, 3.3V, 5V Logic Inputs
- Ultra-Low Power Sleep Mode
- VM Under Voltage Lockout (UVLO)
- Over Current Protection (OCP)
- Thermal Shutdown (TSD)
- Automatic Fault Recovery and Indicator Pin
- Package
 - TMI8122-Q1: HTSSOP16

APPLICATIONS

- Brushed DC Motors
- AC charging gun
- Door lock
- Side mirror tilt and fold
- Body control module (BCM)

GENERAL DESCRIPTION

The TMI8122-Q1 is a motor driver for wide variety of end applications. The device integrates an H-bridge, charge pump regulator, current sensing and regulation, current proportional output, and protection circuitry. The charge pump improves efficiency by allowing for both high and low side N-channels MOSFETs and 100% duty cycle support.

Integrated current sensing allows for the driver to regulate the motor current during start up and high load events. A current limit can be set with an adjustable external voltage reference. Additionally, the device provides an output current proportional to the motor load current. This can be used to detect motor stall or change in load conditions.

A low-power sleep mode is provided to achieve ultra- low quiescent current draw by shutting down most of the internal circuitry. The device is fully protected from faults and short circuits, including undervoltage lockout (UVLO), output over-current protection (OCP), and device thermal shutdown (TSD). Fault conditions are indicated on nFAULT.

TYPICAL APPLICATION




Figure 1. Basic Application Circuit

ABSOLUTE MAXIMUM RATINGS (Note 1)


Parameter	Min	Max	Unit
Power supply voltage (VM)	-0.3	40	V
Voltage difference between ground pins (GND, PGND)	-0.3	0.3	V
Logic input voltage (EN/IN1, PH/IN2, IMODE, nSLEEP, PMODE)	-0.3	6	V
Reference input pin voltage (VREF)	-0.3	6	V
Open-drain output pin voltage (nFAULT)	-0.3	6	V
Output pin voltage (OUT1, OUT2)	-0.7	VM+0.7	V
Proportional current output pin voltage (IPROPI)	-0.3	6	V
T _A , Operating ambient temperature	-40	125	°C
T _J , operating junction temperature (Note 2)	-40	150	°C
T _{stg} , Storage temperature	-40	150	°C

ESD RATING

Items	Description	Value	Unit
V _{ESD}	Human body model(HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Charged device model (CDM), per AEC Q100-011	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

PACKAGE/ORDER INFORMATION



HTSSOP16(Top View)

Part Number	Package	Top mark	Quantity/ Reel
TMI8122-Q1	HTSSOP16	TMI8122-Q1 XXXXXX	4,000

The TMI8122-Q1 device is Pb-free and RoHS compliant.

PIN FUNCTIONS

Pin		Function
HTSSOP	Name	
1	EN/IN1	H-bridge control input. Internal pulldown resistor.
2	PH/IN2	H-bridge control input. Internal pulldown resistor.
3	nSLEEP	Sleep mode input. Logic high to enable device. Logic low to enter low-power sleep mode. Internal pulldown resistor.
4	nFAULT	Fault indicator output. Pulled low during a fault condition. Connect an external pullup resistor for open-drain operation.
5	VREF	External reference voltage input to set internal current regulation limit.
6	IPROPI	Analog current output proportional to load current.
7	IMODE	Current regulation and overcurrent protection mode set pin. Quad- level input.
8	OUT1	H-bridge output. Connect to the motor or other load.
9	PGND	Device power ground. Connect to system ground.
10	OUT2	H-bridge output. Connect to the motor or other load.
11	VM	4.5 to 37V power supply input. Connect a 0.1 μ F bypass capacitor to ground, as well as a sufficient bulk capacitance rated for VM.
12	VCP	High side drive supporting voltage. Floating or connect a 0.1 μ F ceramic capacitor to VM.
13	CPH	Charge pump switch node. Connect an X5R or X7R, 22nF, rated voltage from CPH to CPL pins ceramic capacitors for VM.
14	CPL	
15	GND	Device ground. Connect to system ground.
16	PMODE	H-bridge control input mode. Tri-level input.
-	GND	Thermal pad. Connect to device power ground.

RECOMMENDED OPERATING CONDITIONS

Items	Description	Min	Max	Unit
VM	Power supply voltage range	4.5	37	V
VIN	Logic input voltage	0	5.5	V
f _{PWM}	PWM frequency	0	100	kHz
V _{OD}	Open drain pull up voltage	0	5.5	V
I _{OD}	Open drain output current	0	5	mA
I _{OUT-peak}	Peak output current	0	10	A
I _{IPROPI}	Current sense output current	0	3	mA
V _{VREF}	Current limit reference voltage	0	3.6	V

Thermal Information

THERMAL METRIC(1)		TMI8122-Q1	UNIT
		HTSSOP	
		16 PINS	
$R_{\theta J}$	Junction-to-ambient thermal resistance	37.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.45	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	12.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.9	°C/W

ELECTRICAL CHARACTERISTICS

T_A = 25°C, (unless otherwise noted.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY (VM)						
VM operating voltage	VM		4.5		37	V
VM operating current	I _{VM}	VM = 24V		2	5	mA
VM sleep current	I _{VMSLEEP}	VM = 24V, nSLEEP = 0V			5	μA
Turn-on time (Note 3)	t _{WAKE}	nSLEEP active			1	ms
Turn-off time	t _{SLEEP}	Sleep mode			1	ms
Charge pump regulator voltage	V _{VCP}	VM=24V, VCP with respect to VM		5		V
Charge pump switching frequency	f _{VCP}			400		kHz
LOGIC-LEVEL INPUTS (IN1, IN2, nSLEEP)						
Input logic low voltage	V _{IL}		0		0.7	V
Input logic high voltage	V _{IH}		1.5		5.5	V
Input logic hysteresis	V _{HYS}			0.25		V
Input logic low current	I _{IL}	VIN = 0V	-5		6	μA
Input logic high current	I _{IH}	VIN = 5V		50	75	μA
Pull down resistance	R _{PD}	Pull down to GND		100		kΩ
TRI-LEVEL INPUTS (PMODE)						
Tri-level input low voltage	V _{TIL}		0		0.65	V
Tri-level input Hi-Z voltage	V _{TIZ}		0.9		1.2	V
Tri-level input high voltage	V _{TIH}		1.5		5.5	V
Tri-level input low current	I _{TIL}	VIN = 0V	-50	-30		μA
Tri-level input Hi-Z current	I _{TIZ}	VIN = 1.1V	-5		5	μA
Tri-level input high current	I _{TIH}	VIN = 5V			150	μA
Tri-level pull-down resistance	R _{TPD}	Pull down to GND		40		kΩ
Tri-level pull-up resistance	R _{TPU}	Pull up to internal 5V		156		kΩ
QUAD-LEVEL INPUTS (IMODE)						
Quad-level input level 1	V _{QI2}	Voltage to set quad-level 1	0		0.45	V
Quad-level input level 2	R _{QI2}	Resistance to GND to set quad-level 2	18.6	20	21.4	kΩ
Quad-level input level 3	R _{QI3}	Resistance to GND to set quad-level 3	57.6	62	66.4	kΩ
Quad-level input level 4	V _{QI3}	Voltage to set quad-level 4	2.5		5.5	V
Quad-level pull-down resistance	R _{QPD}	Pull down to GND		136		kΩ
Quad-level pull-up resistance	R _{QPU}	Pull up to internal 5V		68		kΩ

ELECTRICAL CHARACTERISTICS (Continued)

$T_A = 25^\circ\text{C}$, (unless otherwise noted.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MOTOR DRIVER OUTPUTS (OUT1, OUT2)						
High-side FET on resistance	$R_{(ON)_High}$	$V_M = 24\text{ V}$, $I_{OUT} = 1\text{ A}$,		90	100	m Ω
Low-side FET on resistance	$R_{(ON)_Low}$	$V_M = 24\text{ V}$, $I_{OUT} = 1\text{ A}$,		85	95	m Ω
Output rise time	t_{RISE}	$V_M = 24\text{ V}$, OUTx rising 10% to 90%		165		ns
Output fall time	t_{FALL}	$V_M = 24\text{ V}$, OUTx falling 90% to 10%		150		ns
Input to output propagation delay	t_{PD}	EN/IN1, PH/EN2 OUTx, 200 Ω from OUTx to GND		80		ns
Output dead time	t_{DEAD}	Body diode conducting		220		ns
Body diode forward voltage	V_d	$I_{OUT} = 1\text{ A}$		0.9		V
OPEN-DRAIN OUTPUTS (nFAULT)						
Output logic low voltage	V_{OL}	$I_{OD} = 5\text{ mA}$			0.7	V
Output logic high current	I_{OZ}	$V_{OD} = 5\text{ V}$	-2		2	μA
CURRENT REGULATION						
Current mirror scaling factor	A_{VIPRO}			450		$\mu\text{A/A}$
Current mirror scaling error	A_{ERR}	$I_{OUT} < 0.4\text{ A}$, $5.5\text{ V} \leq V_{VM} \leq 37\text{ V}$	-30		30	mA
		$0.4\text{ A} \leq I_{OUT} < 1\text{ A}$, $5.5\text{ V} \leq V_{VM} \leq 37\text{ V}$	-7.5		7.5	%
		$1\text{ A} \leq I_{OUT} \leq 2\text{ A}$, $5.5\text{ V} \leq V_{VM} \leq 37\text{ V}$, HTSSOP, $-40^\circ\text{C} \leq T_J < 125^\circ\text{C}$	-6		6	%
		$2\text{ A} \leq I_{OUT} \leq 4\text{ A}$, $5.5\text{ V} \leq V_{VM} \leq 37\text{ V}$, HTSSOP, $125^\circ\text{C} \leq T_J \leq 150^\circ\text{C}$	-5.5		5.5	%
PWM off-time	t_{OFF}			25		μs
Current sense delay time	t_{DELAY}			2.1		μs
Current regulation deglitch time	t_{DEG}			1.2		μs
PWM blanking time	t_{BLANK}			3.5		μs

ELECTRICAL CHARACTERISTICS (Continued)

$T_A = 25^\circ\text{C}$, (unless otherwise noted.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROTECTION CIRCUITS						
VM undervoltage lockout	V_{UVLO_fall}	VM falls until UVLO triggers	4.16	4.28	4.36	V
	V_{UVLO_rise}	VM rises until operation recovers	4.3	4.4	4.5	V
VM undervoltage hysteresis	V_{UV_HYS}	Rising to falling		140		mV
OCP trip level	I_{OCP}			10		A
Overcurrent deglitch time	t_{OCP}			5		μs
Overcurrent retry time	t_{RETRY}			2.2		ms
Thermal shutdown threshold	T_{SD} (Note 4)		150	170	190	$^\circ\text{C}$
Thermal shutdown hysteresis	T_{HYS} (Note 4)			33		$^\circ\text{C}$

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: $T_J = T_A + P_D \times \theta_{JA}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$.

Note 3: t_{WAKE} applies when the device initially powers up, and when it exits sleep mode.

Note 4: Thermal shutdown threshold and hysteresis are guaranteed by design.




Figure 2. Timing Parameter Diagram

OPERATION

Overview

The TMI8122-Q1 device is a brushed DC motor driver that operates from 4.5V to 37V supporting a wide range of output load currents for various types of motors and loads. The device integrates an H-bridge output power stage that can be operated in different control modes set by the PMODE pin setting. This allows for driving a single bidirectional brushed DC motor, two unidirectional brushed DC motors, or other output load configurations. The device integrates a charge pump regulator to support more efficient high-side N-channel MOSFETs and 100% duty cycle operation. The device operates off a single power supply input (VM) which can be directly connected to a battery or DC voltage supply. The nSLEEP pin provides an ultra-low power mode to minimize current draw during system inactivity.

The TMI8122-Q1 device also integrates output current sensing using current mirrors on the low-side power MOSFETs. A proportional current is then sent out on the IPROPI pin and can be converted to a proportional voltage using an external resistor (R_{IPRO}). The integrated current sensing allows the TMI8122-Q1 to limit the output current with a fixed off-time PWM chopping scheme and provide load information to the external controller to detect change in load or stall conditions. The integrated current sensing out performs traditional external shunt resistor sensing by providing current information even during the off-time slow decay recirculating period and removing the need for an external power shunt resistor. The off-time PWM current regulation level can be configured during motor operation through the VREF pin to limit the load current accordingly to the system demands.

A variety of integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), charge pump undervoltage (CPUV), overcurrent protection (OCP), and overtemperature shutdown (TSD). Fault conditions are indicated on the nFAULT pin.

Control Modes

The TMI8122-Q1 provides three modes to support different control schemes with the EN/IN1 and PH/IN2 pins. The control mode is selected through the PMODE pin with either logic low, logic high, or setting the pin Hi-Z as shown in Table 1. The PMODE pin state is latched when the device is enabled through the nSLEEP pin. The PMODE state can be changed by taking the nSLEEP pin logic low, waiting the t_{SLEEP} time, changing the PMODE pin input, and then enabling the device by taking the nSLEEP pin back logic high.

Table 1. PMODE Functions

PMODE STATE	CONTROL MODE
PMODE = Logic Low	PH/EN
PMODE = Logic High	PWM
PMODE = Hi-Z	Independent Half-Bridge

The inputs can accept static or pulse-width modulated (PWM) voltage signals for either 100% or PWM drive modes. The device input pins can be powered before VM is applied with no issues. By default, the EN/IN1 and PH/IN2 pins have an internal pulldown resistor to ensure the outputs are Hi-Z if no inputs are present.

The sections below show the truth table for each control mode. Note that these tables do not take into account the internal current regulation feature. Additionally, the TMI8122-Q1 automatically handles the dead-time generation when switching between the high-side and low-side MOSFET of a half-bridge.

PH/EN Control Mode (PMODE = Logic Low)

When the PMODE pin is logic low on power up, the device is latched into PH/EN mode. PH/EN mode allows for the H-bridge to be controlled with a speed and direction type of interface. The truth table for PH/EN mode is shown in Table 2.

Table 2. PH/EN Control Mode

nSLEEP	EN	PH	OUT1	OUT2	DESCRIPTION
0	X	X	High-Z	High-Z	Sleep
1	0	X	L	L	Brake
1	1	0	L	H	Reverse
1	1	1	H	L	Forward

PWM Control Mode (PMODE = Logic High)

When the PMODE pin is logic high on power up, the device is latched into PWM mode. PWM mode allows for the H-bridge to enter the Hi-Z state without taking the nSLEEP pin logic low. The truth table for PWM mode is shown in Table 3.

Table 3. PWM Control Mode

nSLEEP	IN1	IN2	OUT1	OUT2	DESCRIPTION
0	X	X	High-Z	High-Z	Sleep
1	0	0	High-Z	High-Z	Coast
1	0	1	L	H	Reverse
1	1	0	H	L	Forward
1	1	1	L	L	Brake

Independent Half-Bridge Control Mode (PMODE = Hi-Z)

When the PMODE pin is Hi-Z on power up, the device is latched into independent half-bridge control mode. This mode allows for each half-bridge to be directly controlled in order to support high-side slow decay or driving two independent loads. The truth table for independent half-bridge mode is shown in Table 4.

In independent half-bridge control mode, current sensing and feedback are still available, but the internal current regulation is disabled since each half-bridge is operating independently. Additionally, if both low-side MOSFETs are conducting current at the same time, the IPROPI scaled output will be the sum of the currents.

Table 4. Independent Half-Bridge Control Mode

nSLEEP	INx	OUTx	DESCRIPTION
0	X	High-Z	Sleep
1	0	L	OUTx Low-Side On
1	1	H	OUTx High-Side On

Current Sensing

The TMI8122-Q1 integrates current sensing, regulation, and feedback. These features allow for the device to sense the output current without an external sense resistor or sense circuitry reducing system size, cost, and complexity. This also allows for the device to limit the output current in the case of motor stall or high torque events and give detailed feedback to the controller about the load current through a current proportional output.

Current Regulation

The TMI8122-Q1 device integrates current regulation using either a fixed off-time or cycle-by-cycle PWM current chopping scheme. The current chopping scheme is selectable through the IMODE quad-level input. This allows the devices to limit the output current in case of motor stall, high torque, or other high current load events.

In the fixed off-time mode, the H-bridge enters a brake/low-side slow decay state (both low-side MOSFETs ON) for t_{OFF} duration after I_{OUT} exceeds I_{TRIP} . After t_{OFF} the outputs are re-enabled according to the control inputs unless I_{OUT} is still greater than I_{TRIP} . If I_{OUT} is still greater than I_{TRIP} , the H-bridge will enter another period of brake/low-side slow decay for t_{OFF} . If the state of the EN/IN1 or PH/IN2 control pin inputs changes during the t_{OFF} time, the remainder of the t_{OFF} time is ignored, and the outputs will again follow the inputs.

The fixed off-time mode allows for a simple current chopping scheme without involvement from the external controller. This is shown in Figure 3. Fixed off-time mode will support 100% duty cycle current regulation since the H-bridge automatically enables after the t_{OFF} period and does not require a new control input edge on the EN/IN1 or PH/IN2 pins to reset the outputs.




Figure 3. Off-Time Current-Regulation

In cycle-by-cycle mode, the H-bridge enters a brake, low-side slow decay state (both low-side MOSFETs ON) after I_{OUT} exceeds I_{TRIP} until the next control input edge on the EN/IN1 or PH/IN2 pins. This allows for additional control of the current chopping scheme by the external controller. This is

shown in Figure 4. Cycle-by-cycle mode will not support 100% duty cycle current regulation as a new control input edge is required to reset the outputs after the brake, low-side slow decay state has been entered.




Figure 4. Cycle-By-Cycle Current Regulation

In cycle-by-cycle mode, the device will also indicate whenever the H-bridge enters internal current chopping by pulling the nFAULT pin low. This can be used to determine when the device outputs will differ from the control inputs or the load has reached the ITRIP threshold. This is shown in Figure 5. nFAULT will be released whenever the next control input edge is received by the device and the outputs are reset.




Figure 5. Cycle-By-Cycle Current Regulation Where nFAULT Acts as Current Chopping Indicator

The IMODE level can be set by leaving the pin floating (Hi-Z), connecting the pin to GND, or connecting a resistor between IMODE and GND. The IMODE pin state is latched when the device is enabled through the nSLEEP pin. The IMODE state can be changed by taking the nSLEEP pin logic low, waiting the t_{SLEEP} time, changing the IMODE pin input, and then enabling the device by taking the nSLEEP pin back logic high. The IMODE input is also used to select the device response to an overcurrent event.

Table 5. IMODE Functions

IMODE STATE		IMODE FUNCTION		nFAULT Response
		Current Chopping Mode	Overcurrent Response	
Quad-Level 1	$R_{IMODE}=GND$	Fixed Off-Time	Automatic Retry	Overcurrent Only
Quad-Level 2	$R_{IMODE}=20k\Omega$ to GND	Cycle-By-Cycle	Automatic Retry	Current Chopping and Overcurrent
Quad-Level 3	$R_{IMODE}=62k\Omega$ to GND	Cycle-By-Cycle	Latched Off	Current Chopping and Overcurrent
Quad-Level 4	$R_{IMODE}=Hi-Z$	Fixed Off-Time	Latched Off	Overcurrent Only

The internal current regulation can be disabled by tying IPROPI to GND and setting the VREF pin voltage greater than GND (if current feedback isn't required) or if current feedback is required, setting V_{VREF} and R_{IPROPI} such that V_{IPROPI} never reaches the V_{VREF} threshold. In independent half-bridge control mode (PMODE = Hi-Z), the internal current regulation is automatically disabled since the outputs are operating independently and the current sense and regulation is shared between half-bridges.

In TMI8122-Q1, motor peak current can be limited by the analog reference input VREF and the resistance of external sense resistor on the IPROPI pin according to the below equation:

$$I_{TRIP} (A) = \frac{V_{REF} (V)}{A_{IPROPI} (\mu A/A) \times R_{IPROPI} (\Omega)}$$

For example, if $V_{VREF} = 2.5 V$, $R_{IPROPI} = 2000 \Omega$, and $A_{IPROPI} = 450 \mu A/A$, then I_{TRIP} will be approximately 2.78A.

VM Under-voltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the under-voltage lockout threshold voltage, all FETs in the H-bridge will be disabled. Operation resumes when VM rises above the UVLO threshold.

Overcurrent Protection (OCP)

If the output current exceeds the OCP threshold, I_{OCP} , for longer than t_{OCP} , all FETs in the H-bridge are disabled.

As to TMI8122-Q1, after a duration of t_{RETRY} , the H-bridge is re-enabled according to the state of the INx pins. If the overcurrent fault is still present, the cycle repeats, otherwise normal device operation resumes.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature has fallen to a safe level, operation automatically resumes.

Device Functional Modes

The TMI8122-Q1 device can be used in multiple ways to drive a brushed DC motor.

Control with Current Regulation

This scheme uses all of the capabilities of the device. The I_{TRIP} current is set above the normal operating current, and high enough to achieve an adequate spin-up time, but low enough to constrain current to a desired level. Motor speed is controlled by the duty cycle of one of the inputs, while the other input is static. Brake or slow decay is typically used during the off-time.

Control Without Current Regulation

If current regulation is not required, the IPROPI pin should be directly connected to the PCB ground plane. The VREF voltage must still be 0.3V to 5 V, and larger voltages provide greater noise margin. This mode provides the highest-possible peak current which is up to 3.5 A for a few hundred milliseconds (depending on PCB characteristics and the ambient temperature). If current exceeds 3.5 A, the device might reach overcurrent protection (OCP) or overtemperature shutdown (TSD). If that happens, the device disables and protects itself for about 2ms (t_{RETRY}) and then resumes normal operation.

Static Inputs with Current Regulation

The IN1 and IN2 pins can be set high and low for 100% duty cycle drive, and I_{TRIP} can be used to control the current of the motor, speed, and torque capability.

VM Control

In some systems, varying VM as a means of changing motor speed is desirable.

Active Mode

After the supply voltage on the VM pin has crossed the undervoltage threshold V_{UVLO} , the nSLEEP pin is logic high, and t_{WAKE} has elapsed, the device enters its active mode. In this mode, the H-bridge, charge pump, and internal logic are active and the device is ready to receive inputs. The input control mode (PMODE) and current control modes (IMODE) will be latched when the device enters active mode.

Low-Power Sleep Mode

The TMI8122-Q1 family of devices support a low power mode to reduce current consumption from the VM pin when the driver is not active. This mode is entered by setting the nSLEEP pin logic low and waiting for t_{SLEEP} to elapse. In sleep mode, the H-bridge, charge pump, internal 5V regulator, and internal logic are disabled. The device relies on a weak pulldown to ensure all of the internal MOSFETs

remain disabled. The device will not respond to any inputs besides nSLEEP while in low-power sleep mode.

Fault Condition Summary

The TMI8122-Q1 family of devices enter a fault mode when a fault is encountered. This is utilized to protect the device and the output load. The device behavior in the fault mode is described in Table 6 and depends on the fault condition. The device will leave the fault mode and re-enter the active mode when the recovery condition is met.

Table 6. Fault Condition Summary

FAULT	CONDITION	REPORT	H-BRIDGE	RECOVERY
I _{TRIP} Indicator	CBC Mode & $I_{OUT} > I_{TRIP}$	nFAULT	Active Low-Side Slow Decay	Control Input Edge
VM Undervoltage Lockout (UVLO)	$VM < V_{UVLO}$	nFAULT	Disabled	$VM > V_{UVLO}$
VCP Undervoltage Lockout (CPUV)	$VCP < V_{CPUV}$	nFAULT	Disabled	$VCP > V_{CPUV}$
Overcurrent (OCP)	$I_{OUT} > I_{OCP}$	nFAULT	Disabled	t _{RETRY} or Reset (Set by IMODE)
Thermal Shutdown (TSD)	$T_J > T_{TSD}$	nFAULT	Disabled	$T_J < T_{TSD} - T_{HYS}$

Logic-Level Inputs Pin Diagrams

Figure 5 shows the input structure for the logic-level input pins EN/IN1, PH/IN2, and nSLEEP.




Figure 5. Logic-Level Input

Tri-Level Inputs Pin Diagrams

Figure 6 shows the input structure for the tri-level input pin PMODE.




Figure 6. PMODE Tri-Level Input

Quad-Level Inputs Pin Diagrams

Figure 7 shows the input structure for the quad-level input pin IMODE.




Figure 7 . Quad-Level Input

APPLICATION INFORMATION

Application information

The TMI8122-Q1 device is typically used to drive one brushed DC motor as below




Figure 8. TMI8122-Q1 Typical Application

Block Diagram





Figure 9. TMI8122-Q1 Block Diagram

PACKAGE INFORMATION

HTSSOP16



Unit: mm


Symbol	Dimensions In Millimeters			Symbol	Dimensions In Millimeters		
	Min	NOM	Max		Min	NOM	Max
A	-	-	1.20	c1	0.12	0.13	0.14
A1	0.00	-	0.15	D	4.90	5.00	5.10
A2	0.90	1.00	1.05	E	6.20	6.40	6.60
A3	0.39	0.44	0.49	E1	4.30	4.40	4.50
b	0.20	-	0.28	e	0.65BSC		
b1	0.19	0.22	0.25	L	0.45	-	0.75
c	0.13	-	0.17	L1	1.00BSC		
theta	0	-	8°	E2	2.80REF		
D2	2.80REF						

Note:


- 1) All dimensions are in millimeters.
- 2) Package length does not include mold flash, protrusion or gate burr.
- 3) Package width does not include inter lead flash or protrusion.
- 4) Lead popularity (bottom of leads after forming) shall be 0.10 millimeters max.
- 5) Pin 1 is lower left pin when reading top mark from left to right.

TAPE AND REEL INFORMATION

TAPE DIMENSIONS: HTSSOP16



REEL DIMENSIONS: HTSSOP16



Unit: mm

A	B	C	D	E	F	T1
Ø 330 ± 1.0	12.4 ^{+1.0} / _{-0.0}	17.6 ^{+1.0} / _{-0.0}	Ø 100.0 ± 0.5	Ø 13.0 ± 0.2	1.9 ± 0.4	1.9 ± 0.2

Note:

- 1) All Dimensions are in Millimeter
- 2) Quantity of Units per Reel is 4000
- 3) MSL level is level 3.

Important Notification

This document only provides product information. TOLL Microelectronic Inc. (TMI) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time.

TOLL Microelectronic Inc. (TMI) cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a TMI product. No circuit patent licenses are implied.

All rights are reserved by TOLL Microelectronic Inc.

[http:// www.toll-semi.com](http://www.toll-semi.com)