


AOC3864

20V Common-Drain Dual N-Channel AlphaMOS

General Description	Product Summary
<ul style="list-style-type: none"> Trench Power AlphaMOS (αMOS LV) technology Low $R_{SS(ON)}$ Fully protected AlphaDFN package With ESD protection to improve battery performance and safety Common drain configuration for design simplicity RoHS and Halogen-Free Compliant 	V_{SS} 20V $R_{SS(ON)}$ (at $V_{GS}=4.5V$) < 5.7mΩ $R_{SS(ON)}$ (at $V_{GS}=4.0V$) < 5.8mΩ $R_{SS(ON)}$ (at $V_{GS}=3.7V$) < 6mΩ $R_{SS(ON)}$ (at $V_{GS}=3.1V$) < 7.5mΩ $R_{SS(ON)}$ (at $V_{GS}=2.5V$) < 9mΩ
Applications	Typical ESD protection HBM Class 2
<ul style="list-style-type: none"> Battery protection switch Mobile device battery charging and discharging 	



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOC3864	AlphaDFN 2.7x1.8_6	Tape & Reel	5000

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Rating	Units
Source-Source Voltage	V_{SS}	20	V
Gate-Source Voltage	V_{GS}	± 8	V
Source Current(DC) ^{Note1}	I_S $T_A=25^\circ\text{C}$	19	A
Source Current(Pulse) ^{Note2}	I_{SM}	80	
Power Dissipation ^{Note1}	P_D $T_A=25^\circ\text{C}$	2.4	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typical	Units
Maximum Junction-to-Ambient	$t \leq 10\text{s}$	$R_{\theta JA}$	$^\circ\text{C/W}$
Maximum Junction-to-Ambient	Steady-State	52	$^\circ\text{C/W}$

Note 1. I_S rated value is based on bare silicon. Mounted on 70mmx70mm FR-4 board.







Note 2. PW <10 μs pulses, duty cycle 1% max.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
STATIC PARAMETERS							
BV_{SSS}	Source-Source Breakdown Voltage	$I_S=250\mu\text{A}, V_{GS}=0\text{V}$	Test Circuit 6	20		V	
I_{SSS}	Zero Gate Voltage Source Current	$V_{SS}=20\text{V}, V_{GS}=0\text{V}$	Test Circuit 1		1	μA	
			$T_J=55^\circ\text{C}$		5		
I_{GSS}	Gate leakage current	$V_{SS}=0\text{V}, V_{GS}=\pm 8\text{V}$	Test Circuit 2		± 10	μA	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{SS}=V_{GS}, I_S=250\mu\text{A}$	Test Circuit 3	0.5	0.9	1.3	V
$R_{SS(\text{ON})}$	Static Source to Source On-Resistance	$V_{GS}=4.5\text{V}, I_S=4\text{A}$	Test Circuit 4	3.4	4.5	5.7	$\text{m}\Omega$
		$T_J=125^\circ\text{C}$		4.7	6.2	7.9	
		$V_{GS}=4.0\text{V}, I_S=4\text{A}$	Test Circuit 4	3.5	4.6	5.8	$\text{m}\Omega$
		$V_{GS}=3.7\text{V}, I_S=4\text{A}$	Test Circuit 4	3.6	4.7	6.0	$\text{m}\Omega$
		$V_{GS}=3.1\text{V}, I_S=4\text{A}$	Test Circuit 4	3.7	5.2	7.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{SS}=5\text{V}, I_S=4\text{A}$	Test Circuit 3		55		S
					0.60	1	V
DYNAMIC PARAMETERS							
R_g	Gate resistance	$f=1\text{MHz}$			1	$\text{k}\Omega$	
SWITCHING PARAMETERS							
Q_g	Total Gate Charge	$V_{G1S1}=4.5\text{V}, V_{SS}=10\text{V}, I_S=4\text{A}$		27	38	nC	
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{G1S1}=4.5\text{V}, V_{SS}=10\text{V}, R_L=2.5\Omega,$ $R_{\text{GEN}}=3\Omega$	Test Circuit 8	1.2		μs	
t_r	Turn-On Rise Time			2.2		μs	
$t_{D(\text{off})}$	Turn-Off Delay Time			5.5		μs	
t_f	Turn-Off Fall Time			6.5		μs	

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note1)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note1)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note1)


TEST CIRCUIT 1 Isss
POSITIVE VSS FOR ISSS+
NEGATIVE VSS FOR ISSS-




TEST CIRCUIT 2 Igss1,2
POSITIVE VGS FOR IGSS1+
NEGATIVE VGS FOR IGSS1-

**TEST CIRCUIT 3 Vgs(off)**


When FET1 is measured
between GATE and SOURCE
of FET2 are shorted

**TEST CIRCUIT 4 Rss(on)**


Vss/Is

**TEST CIRCUIT 5 VF(ss)1,2**

When FET1 measured
FET2 VGS=4.5V


**TEST CIRCUIT 6 BVdss**

POSITIVE VSS FOR ISSS+
NEGATIVE VSS FOR ISSS-



TEST CIRCUIT 7 BVgs01,2
POSITIVE VSS FOR ISSS+
NEGATIVE VSS FOR ISSS-

When FET1 is measured
between GATE and SOURCE
of FET2 are shorted



TEST CIRCUIT 8
Switching time

