4-Bit 100 Mb/s Configurable **Dual-Supply Level Translator**

The NLVSX5014 is a 4-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The I/O V_{CC}- and I/O V_L-ports are designed to track two different power supply rails, V_{CC} and V_L respectively. Both the V_{CC} and the V_L supply rails are configurable from 0.9 V to 4.5 V. This allows a logic signal on the V_L side to be translated to either a higher or a lower logic signal voltage on the V_{CC} side, and vice-versa.

The NLVSX5014 offers the feature that the values of the V_{CC} and V_L supplies are independent. Design flexibility is maximized because V_I can be set to a value either greater than or less than the V_{CC} supply. In contrast, the majority of competitive auto sense translators have a restriction that the value of the V_L supply must be equal to less than $(V_{CC} - 0.4)$ V.

The NLVSX5014 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the NLVSX5014 is that each I/O V_{Ln} and I/O V_{CCn} channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both V_{CC} and V_L . The EN signal is referenced to the V_L supply.

Features

- Wide V_{CC}, V_L Operating Range: 0.9
- V_L and V_{CC} are independent
- High 100 pF Capacitive Drive Capability
- V_{L} and V_{CC} are independent V_{L} may be greater than, equal to, or less than V_{CC} High 100 pF Capacitive Drive Capability High-Speed with 140 Matrix • High-Speed with 140 Mb/s Guaranteed Date Rate for V_{CC} , $V_L > 1.8$ V
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Powerup Sequencing
- Power–Off Protection
- Small packaging: 1.7 mm x 2.0 mm UQFN12
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

• Mobile Phones, PDAs, Other Portable Devices

Important Information

- ESD Protection for All Pins:
 - HBM (Human Body Model) > 7000 V



(Note: Microdot may be in either location)

ORDERING INFORMATION

		Device	Package	Shipping [†]
-	NLVSX	5014MUTAG	UQFN12 (Pb-Free)	3000/Tape & Reel
N		()	()	

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Typical Application Circuit





Figure 2. Simplified Functional Diagram (1 I/O Line)







Figure 1. Pin Assignments



PIN ASSIGNMENT

Pins	Description
V _{CC}	V _{CC} Input Voltage
VL	V _L Input Voltage
GND	Ground
EN	Output Enable
I/O V _{CC} n	I/O Port, Referenced to V _{CC}
I/O V _L n	I/O Port, Referenced to VL

FUNCTION TABLE

EN	Operating Mode
L	Hi–Z
н	I/O Buses Connected

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V _{CC}	High-side DC Supply Voltage	–0.5 to +5.5		V
VL	Low-side DC Supply Voltage	-0.5 to +5.5		V
I/O V _{CC}	V _{CC} -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
I/O V _L	V _L -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
VI	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
I _{CC}	DC Supply Current Through V _{CC}	±100		mA
۱L	DC Supply Current Through VL	±100		mA
I _{GND}	DC Ground Current Through Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150	A	°C
	ESD Rating Machine Model Human Body Model Charged Device Model LU Pass	400 7000 2000 100	NDESIGN	V V V mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. mi n ENF

RECOMMENDED OPERATING CONDITIONS

			())	
Symbol	Parameter	Min	Max	Unit
V _{CC}	High-side Positive DC Supply Voltage	2 0.9	4.5	V
VL	Low-side Positive DC Supply Voltage	0.9	4.5	V
VI	Enable Control Pin Voltage	GND	4.5	V
V _{IO}	Bus Input/Output Voltage	GND GND	4.5 4.5	V
T _A	Operating Temperature Range	-55	+125	°C
$\Delta t/\Delta V$	Input Transition Rise or Rate V _I , V _{IO} from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V \pm 0.3 V	0	10	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. THIS DE REPRE

DC ELECTRICAL CHARACTERISTICS

			V _{CC} (V) (Note 2)	V_L (V) (Note 3)	–40°C to +85°C			–55°C to		
Symbol	Parameter	Test Conditions (Note 1)			Min	Typ (Note 4)	Max	Min	Max	Unit
V _{IHC}	I/O V _{CC} Input HIGH Voltage		0.9-4.5	0.9-4.5	2/3 * V _{CC}	-	-	2/3 * V _{CC}	-	V
V _{ILC}	I/O V_{CC} Input LOW Voltage		0.9 - 4.5	0.9 – 4.5	-	-	1/3 * V _{CC}	-	1/3 * V _{CC}	V
V _{IHL}	I/O V _L Input HIGH Voltage		0.9 - 4.5	0.9 - 4.5	2/3 * V _L	-	-	2/3 * V _L	-	V
V _{ILL}	I/O V _L Input LOW Voltage		0.9-4.5	0.9-4.5	-	-	1/3 * V _L	-	1/3 * V _L	V
V _{IH}	Control Pin Input HIGH Voltage		1.2 – 4.5	1.2 – 4.5	0.7 * V _L	_	-	0.7 * V _L	-	V
V_{IL}	Control Pin Input LOW Volt- age		1.2 – 4.5	1.2 – 4.5	-	-	0.3 * V _L	-	0.3 * V _L	V
V _{IH}	Control Pin Input HIGH Volt- age		V _{CC} < 1.2	V _L < 1.2	VL	-		VL	GL	V
V _{IL}	Control Pin Input LOW Volt- age		V _{CC} < 1.2	V _L < 1.2	-		0	JE3	0	V
V _{OHC}	I/O V _{CC} Output HIGH Volt- age	I/O V _{CC} source current = 20 μA	0.9-4.5	0.9 - 4.5	0.9 * V _{CC}	N	E.U	0.9 * V _{CC}	-	V
V _{OLC}	I/O V _{CC} Output LOW Voltage	I/O V _{CC} sink current = 20 μA	0.9-4.5	0.9-4.5		SP-	• 0.2	1	0.2	V
V _{OHL}	I/O V _L Output HIGH Voltage	I/O V _L source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V _L	nsei	5-10	0.9 * V _L	-	V
V _{OLL}	$I/O V_L Output LOW Voltage$	$I/O V_L sink current$ = 20 µA	0.9-4.5	0.9 - 4.5	SR-	DEW	0.2	-	0.2	V
I _{QVCC}	V _{CC} Supply Current	$EN = V_L, I_O = 0 A,$ (I/O V _{CC} = 0 V or V _{CC} , I/O V _L = float) or	0.9–4.5	0.9-4.5	V_{h}	-	5.0	-	18	μA
I _{QVL}	V _L Supply Current	(I/O V _{CC} = float, I/O V _L = 0 V or V _L)	0.9 – 4,5	0.9 – 4.5	-	-	5.0	-	18	μA
I _{TS-VCC}	V _{CC} Tristate Output Mode Supply Current	EN = 0 V (I/O V _{CC} = 0 V or V _{CC} , I/O V _L = float)	0.9 – 4.5	0.9 – 4.5	-	_	5.0	-	15.5	μΑ
I _{TS-VL}	V _L Tristate Output Mode Supply Current	or (I/O V _{CC} = float, I/O V _L = 0 V or V _L)	0.9 - 4.5	0.9 – 4.5	-	_	5.0	-	15.5	μΑ
I _{OZ}	I/O Tristate Output Mode Leakage Current	EN = 0V	0.9-4.5	0.9 – 4.5	-	-	±1	-	±2.5	μA
l _l	Control Pin Input Current		0.9-4.5	0.9-4.5	-	-	±1	-	±1	μA
I _{OFF}	Power Off Leakage Current	$I/O V_{CC} = 0 \text{ to } 4.5 \text{V},$	0	0	-	-	1	-	2.5	μA
		I/O V _L = 0 to 4.5 V	0.9-4.5	0	-	-	1	-	2.5	
			0	0.9 - 4.5	-	-	1	-	2.5]

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

performance may not be indicated by the Electrical Characteristics if operated under different conditions.
 Normal test conditions are V_I = 0 V, C_{IOVCC} ≤ 15 pF and C_{IOVL} ≤ 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

TIMING CHARACTERISTICS

					–55°C to +125°C			
Symbol	Parameter	Test Conditions (Note 5)	V _{CC} (V) (Note 6)	V_L (V) (Note 7)	Min	Typ (Note 8)	Мах	Unit
t _{R-VCC}	I/O V _{CC} Rise Time	C _{IOVCC} = 15 pF	0.9-4.5	0.9-4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	1
t _{F-VCC}	I/O V _{CC} Fall Time	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	-	_	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	1
t _{R-VL}	I/O V _L Rise Time	C _{IOVL} = 15 pF	0.9 - 4.5	0.9 – 4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	1
t_{F-VL}	I/O V _L Fall Time	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	1
Z _{OVCC}	I/O V _{CC} One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	1	37 20 6.0	13	Ω
Z _{OVL}	I/O V _L One-Shot Out- put Impedance	(Note 9)	0.9 1.8 4.5	0.9-4.5	-	37 20 6.0		Ω
t _{PD_VL-VCC}	Propagation Delay	C _{IOVCC} = 15 pF	0.9 - 4.5	0.9 - 4.5	<u> </u>	-	35	nS
_	(Driving I/O V _{CC})		1.8 – 4.5	1.8 - 4.5	-	-	10	1
		C _{IOVCC} = 30 pF	0.9 - 4.5	0.9 – 4.5	<u> </u>	<u>14</u>	35	1
			1.8 – 4.5	1.8 – 4.5	17	-	10	1
		C _{IOVCC} = 50 pF	1.0 - 4.5	1.0 - 4.5	<u></u>	-	37	1
			1,8-4,5	1.8 - 4.5	_	-	11	1
		C _{IOVCC} = 100 pF	1.2 - 4.5	1.2 - 4.5	-	-	40	1
		FC	1.8 – 4.5	1.8 – 4.5	_	-	13	1
t _{PD_VCC-VL}	Propagation Delay	C _{IOVL} = 15 pF	0.9 - 4.5	0.9 - 4.5	_	-	35	nS
_	(Driving I/O VL)		1.8 – 4.5	1.8 – 4.5	-	-	10	1
		C _{IOVL} =30 pF	0.9 – 4.5	0.9 – 4.5	-	-	35	
	C.E.	EACHI	1.8 – 4.5	1.8 – 4.5	-	-	10	1
	DEVICE	C _{IOVL} = 50 pF	1.0 – 4.5	1.0 – 4.5	-	-	37	1
	OF.	pRL	1.8 – 4.5	1.8 – 4.5	-	-	11	1
	JIS T	C _{IOVL} = 100 pF	1.2 – 4.5	1.2 – 4.5	-	-	40	1
1			1.8 – 4.5	1.8 – 4.5	-	-	13	1
t _{SK}	Channel-to-Channel Skew	C_{IOVCC} = 15 pF, C_{IOVL} = 15 pF (Note 9)	0.9 – 4.5	0.9 – 4.5	-	-	0.15	nS
I _{IN_PEAK}	Input Driver Maximum Peak Current	$\begin{array}{l} EN = V_L;\\ I/O_V_{CC} = 1 \ MHz \ Square \ Wave,\\ Amplitude = V_{CC}, \ or\\ I/O_V_L = 1 \ MHz \ Square \ Wave,\\ Amplitude = V_L \ (Note 9) \end{array}$	0.9 – 4.5	0.9 – 4.5	_	_	5.0	mA

Normal test conditions are V_I = 0 V, C_{IOVCC} ≤ 15 pF and C_{IOVL} ≤ 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.
 Ourserverse the values are to values.

9. Guaranteed by design.

TIMING CHARACTERISTICS (continued)

						–55°C to +125°C			
Symbol	Parameter		Test Conditions (Note 10)	V _{CC} (V) (Note 11)	V_L (V) (Note 12)	Min	Typ (Note 13)	Max	Unit
t _{EN-VCC}	I/O_V _{CC} Output Enable Time	t _{PZH}	$C_{IOVCC} = 15 \text{ pF},$ I/O_V _L = V _L	0.9-4.5	0.9 – 4.5	-	-	160	nS
		t _{PZL}	$C_{IOVCC} = 15 \text{ pF},$ $I/O_V_L = 0 \text{ V}$	0.9-4.5	0.9 – 4.5	-	-	130	
t _{EN-VL}	I/O_V _L Output Enable Time	t _{PZH}	$C_{IOVL} = 15 \text{ pF},$ I/O_V _{CC} = V _{CC}	0.9-4.5	0.9 – 4.5	-	-	160	nS
		t _{PZL}	C _{IOVL} = 15 pF, I/O_V _{CC} = 0 V	0.9-4.5	0.9 – 4.5	-	-	130	
t _{DIS-VCC}	I/O_V _{CC} Output Disable Time	t _{PHZ}	$C_{IOVCC} = 15 \text{ pF},$ $I/O_V_L = V_L$	0.9-4.5	0.9 – 4.5	-	-	280	nS
		t _{PLZ}	$C_{IOVCC} = 15 \text{ pF},$ $I/O_V_L = 0 \text{ V}$	0.9-4.5	0.9 – 4.5		-	185	
t _{DIS-VL}	I/O_V _L Output Disable Time	t _{PHZ}	$C_{IOVL} = 15 \text{ pF},$ I/O_V _{CC} = V _{CC}	0.9-4.5	0.9 – 4.5		ESI	280	nS
		t _{PLZ}	C _{IOVL} = 15 pF, I/O_V _{CC} = 0 V	0.9-4.5	0.9 - 4.5	EN	V _	185	
MDR	Maximum Data Rate		C _{IO} = 15 pF	0.9 - 4.5	0.9 - 4.5	50	-	-	mbps
				1.8 – 4.5	1.8 4.5	140	7	-	
			C _{IO} = 30 pF	0.9-4.5	0.9 – 4.5	40	ריע - יע	-	
				1.8 - 4.5	1.8-4.5	120	-	-	
			C _{IO} = 50 pF	1.0 - 4.5	1.0 - 4.5	30	-	-	
				1.8-4.5	1.8 – 4.5	100	-	-	
			C _{IO} = 100 pF	1.2-4.5	1.2 – 4.5	20	-	-	
			RENTA	1.84.5	1.8 – 4.5	60	-	-	

1.8-4.5
 1.8-4.5
 60
 10. Normal test conditions are V₁ = 0 V, C_{1OVCC} ≤ 15 pF and C_{1OVL} ≤ 15 pF, unless otherwise specified.
 11. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
 12. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
 13. Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.


Symbol	Parameter	Test Conditions	V _{CC} (V) (Note 14)	V_L (V) (Note 15)	Typ (Note 16)	Unit
C_{PD_VL}	V_L = Input port,	$C_{Load} = 0, f = 1 MHz,$ EN = V _L (outputs enabled)	0.9	4.5	39	pF
	$V_{CC} = Output Port$		1.5	1.8	20	
			1.8	1.5	17	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	19	
	V_{CC} = Input port, V _L = Output Port	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	37	pF
	$v_{L} = Output Port$		1.5	1.8	30	
			1.8	1.5	29	-
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	19	
C_{PD_VCC}	V_L = Input port, V_{CC} = Output Port	$C_{Load} = 0, f = 1 \text{ MHz},$ $EN = V_L \text{ (outputs enabled)}$	0.9	4 .5	29	pF
			1.5	1.8	29	-
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
		RETAF	2.5	2.5	30	
		OT COMME	2.8	1.8	29	
		CNEEDTIN	4.5	0.9	35	
	V_{CC} = Input port, V_{L} = Output Port	$C_{Load} = 0$, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	21	pF
			1.5	1.8	18	
	OEV.	FERE	1.8	1.5	18	-
	HISDE	REPA	1.8	1.8	14	
く	KI	Kr	1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	30	

DYNAMIC POWER CONSUMPTION (T_A = +25°C)


14. V_{CC} is the supply voltage associated with the I/O Vcc port, and Vcc ranges from +0.9 V to 4.5 V under normal operating conditions. 15. V_L is the supply voltage associated with the I/O VL port, and VL ranges from +0.9 V to 4.5 V under normal operating conditions. 16. Typical values are at $T_A = +25^{\circ}$ C. 17. $C_{PD \ VL}$ and $C_{PD \ VCC}$ are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the V_L and V_{CC} power supplies, respectively. $I_{CC} = I_{CC}$ (dynamic) + I_{CC} (static) $\approx I_{CC}$ (operating) $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$ where $I_{CC} = I_{CC \ VCC} + I_{CC \ VL}$ and N_{SW} = total number of outputs switching.

Symbol	Parameter	Test Conditions	V _{CC} (V) (Note 18)	V_L (V) (Note 19)	Typ (Note 20)	Unit
C_{PD_VL}	$V_L = Input port,$	$C_{Load} = 0, f = 1 MHz,$ EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	$V_{CC} = Output Port$		1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V_{CC} = Input port,	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	V _L = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0,01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	1
			4.5	0.9	0.01	
C _{PD_VCC}	V _L = Input port, V _{CC} = Output Port	port, $C_{Load} = 0, f = 1 \text{ MHz},$ EN = GND (outputs disabled)	0.9	4 .5	0.01	pF
			1.5	1.8	0.01	l
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			2 1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
		NOFOTIN	4.5	0.9	0.01	
	V_{CC} = Input port, V_L = Output Port	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	$V_L = Output Port$	EN = GND (outputs disabled)	1.5	1.8	0.01	
	EVI	FERE	1.8	1.5	0.01	
	JISDE	EPT	1.8	1.8	0.01	
~	HIS	RU	1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	

18. V_{CC} is the supply voltage associated with the I/O Vcc port, and Vcc ranges from +0.9 V to 4.5 V under normal operating conditions. 19. V_L is the supply voltage associated with the I/O VL port, and VL ranges from +0.9 V to 4.5 V under normal operating conditions. 20. Typical values are at T_A = +25°C









IMPORTANT APPLICATIONS INFORMATION

Level Translator Architecture

The NLVSX5014 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages, V_L and V_{CC} , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O V_L to the I/O V_{CC} ports, input signals referenced to the V_L supply are translated to output signals with a logic level matched to V_{CC} . In a similar manner, the I/O V_{CC} to I/O V_L translation shifts input signals with a logic level compatible to V_{CC} to an output signal matched to V_L .

The NLVSX5014 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

Auto-sense translators such as the NLVSX5014 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

Enable Input (EN)

The NLVSX5014 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O V_{CC} and I/O

 V_L pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the V_L supply and has Over–Voltage Tolerant (OVT) protection.

Uni-Directional versus Bi-Directional Translation

The NLVSX5014 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O port of the auto sense translator simplifies the trace connections on the PCB.


Power Supply Guidelines

The values of the V_L and V_{CC} supplies can be set to anywhere between 0.9 and 4.5 V. Design flexibility is maximized because V_L may be either greater than or less than the V_{CC} supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the V_L supply must be equal to less than (V_{CC} – 0.4) V.

The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O V_{CC} and I/O V_L pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01 to 0.1 μ F decoupling capacitors should be used on the V_L and V_{CC} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

The NLVSX5014 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (V_L or $V_{CC} = 0$ V). This feature causes all of the I/O pins to be in the power saving high impedance state.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



DIMENSIONS: MILLIMETERS

- 0.69