

SCT55610

REVISION HISTORY

Revision 1.0: Release to market.

DEVICE ORDER INFORMATION


ORDERABLE DEVICE	PACKAGING TYPE	STANDARD PACK QTY	PACKAGE MARKING	PINS	PACKAGE DESCRIPTION	MSL
SCT55610QZAR	Tape & Reel	5000	5610	28	QFN-28L	1

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
VIN	-0.3	65	V
CPA	-0.3	13	V
CPB	-0.3	6	V
VREG	-0.3	13	V
BSTA - SHA, BSTB - SHB, BSTC - SHC	-0.3	13	V
GHA - SHA, GHB - SHB, GHC - SHC	-0.3	13	V
SHA, SHB, SHC	-0.3	65	V
GLA, GLB, GLC	-0.3	13	V
LSS	-0.3	1	V
ENA, ENB, ENC, PWMA, PWMB, PWMC, DT, SCREF, nSLEEP, nFAULT	-0.3	6	V
Operation junction temperature T_J ⁽²⁾	-40	150	°C
Storage temperature T_{STG}	-65	150	°C

PIN CONFIGURATION



Top View: 28-Lead QFN 4mmx4mm

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
- (2) The IC includes thermal shutdown protection to protect the device during overload conditions. Junction temperature will exceed 150°C when thermal shutdown protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

PIN FUNCTIONS

NAME	PIN	PIN FUNCTION
VIN	1	Input supply voltage. Connect a bypass capacitor close to the pin.
CPA	2	Charge pump switching node. Connect a ceramic capacitor between CPA and CPB.
CPB	3	
VREG	4	Gate driver supply output. Connect a ceramic capacitor to ground.
BSTA	5	Phase A bootstrap pin. Connect a ceramic capacitor between BSTA and SHA.
SHA	6	Phase A high-side source pin. Connect to the source of high-side FET.
GHA	7	Phase A high-side gate driver output. Connect to the gate of high-side FET.
GLA	8	Phase A low-side gate driver output. Connect to the gate of low-side FET.
BSTB	9	Phase B bootstrap pin. Connect a ceramic capacitor between BSTB and SHB.
SHB	10	Phase B high-side source pin. Connect to the source of high-side FET.
GHB	11	Phase B high-side gate driver output. Connect to the gate of high-side FET.
GLB	12	Phase B low-side gate driver output. Connect to the gate of low-side FET.
BSTC	13	Phase C bootstrap pin. Connect a ceramic capacitor between BSTC and SHC.
SHC	14	Phase C high-side source pin. Connect to the source of high-side FET.
GHC	15	Phase C high-side gate driver output. Connect to the gate of high-side FET.
GLC	16	Phase C low-side gate driver output. Connect to the gate of low-side FET.
LSS	17	Low-side source pin. Connect to the sources of phase A/B/C low side FET.
PWMC	18	Phase C PWM signal input pin. Internal pulldown.
PWMB	19	Phase B PWM signal input pin. Internal pulldown.
PWMA	20	Phase A PWM signal input pin. Internal pulldown.
ENC	21	Phase C EN signal input pin. Internal pulldown.
ENB	22	Phase B EN signal input pin. Internal pulldown.
ENA	23	Phase A EN signal input pin. Internal pulldown.
nFAULT	24	Fault indication output pin. Open-drain output and pulled low when in a fault condition. Connect an external pull-up resistor to an external supply.
nSLEEP	25	Sleep mode input pin. Logic low to enter low-power sleep mode and high to exit. Internal pulldown.
SCREF	26	Short circuit protection reference input pin.
DT	27	Dead-time setting pin. Connect a resistor to ground to set the dead-time.
GND	28	Ground.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{IN}	Input voltage range	5	60	V
V _{SCREF}	SCREF voltage	0.125	2.4	V
T _J	Operating junction temperature	-40	125	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
V _{ESD}	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾	-3	+3	kV
	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins ⁽²⁾	-1	+1	kV

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	QFN-28L	UNIT
R _{θJA}	Junction to ambient thermal resistance ⁽¹⁾	39.9	°C/W
R _{θJC (top)}	Junction to case (top) thermal resistance ⁽¹⁾	44.85	
R _{θJC (bot)}	Junction to case (bottom) thermal resistance ⁽¹⁾	6.6	
R _{θJB}	Junction to board thermal resistance ⁽¹⁾	18.15	
R _{ψJT}	Junction-to-top characterization parameter	5.05	

(1) SCT provides R_{θJA} and R_{θJC} numbers only as reference to estimate junction temperatures of the devices. R_{θJA} and R_{θJC} are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT55610 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT55610. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual R_{θJA} and R_{θJC}.

ELECTRICAL CHARACTERISTICS

V_{IN} = 24V, T_J = -40°C to 125°C, unless otherwise stated. Typical values are at T_J = 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
--------	-----------	----------------	-----	-----	-----	------

Power Supply

V _{IN}	Input Supply Voltage		5		60	V
I _Q	Quiescent Current	nSLEEP = 1, gate not switching		1	2	mA
I _{SLEEP}		nSLEEP = 0			1	uA

Control Logic

V _{IL}	Input Logic Low Threshold				0.8	V
V _{IH}	Input Logic High Threshold		2			V
I _{IN(H)}	Logic Input Current	V _{IH} =5V	-20		20	uA
I _{IN(L)}		V _{IL} =0.8V	-20		20	uA
I _{SLEEP-PD}	nSLEEP Pull-down Current			1		uA
R _{PD}	Internal Pull-down Resistance	All logic inputs except nSLEEP		820		kΩ

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
nFAULT (Open-Drain Output)						
V _{OL}	Output low voltage	I _O =5mA			0.5	V
I _{OH}	Output high leakage current	V _O =3.3V			1	uA
Protection Circuits						
V _{IN_RISE}	VIN UVLO Rising Threshold		4.2	4.5		V
V _{IN_HYS}	VIN UVLO Hysteresis		200			mV
V _{REG_RISE}	VREG UVLO Rising Threshold		7.6			V
V _{REG_HYS}	VREG UVLO Hysteresis		1.6			V
V _{SC}	Short-Circuit Threshold Accuracy (MOSFET V _{DS})	V _{SCREF} =1V, T _J =25°C	0.8	1	1.2	V
		V _{SCREF} =2.4V, T _J =25°C	2.18	2.4	2.62	V
t _{OC}	OC Deglitch Time		3			us
t _{SLEEP}	SLEEP Wakeup Time	VREG cap=10uF	250			us
V _{LSS-OC}	LSS OCP threshold		0.4	0.5	0.6	V
T _{TSD}	Thermal Shutdown		150			°C
V _{BSTUV}	BSTx-SWx Falling Threshold		4.3			V
Gate Driver						
V _{FBOOT}	Bootstrap Diode Forward Voltage	I _D =10mA	1			V
V _{REG}	VREG Output Voltage	V _{IN} =6~60V	10.5	11.3	12	V
		V _{IN} =5~6V	9			V
I _{OSO}	Maximum source current		1			A
I _{OSI}	Maximum sink current		2			A
R _{UP}	Gate drive pull-up resistance	V _{DS} =1V	6			Ω
R _{HS_DN}	HS gate drive pull-down resistance	V _{DS} =1V	0.2		3	Ω
R _{LS_DN}	LS gate drive pull-down resistance	V _{DS} =1V	1		2.5	Ω
t _{LS}	LS automatic turn-on time	At ENx rising edge	2			us
f _{CP}	Charge pump frequency		110			kHz
t _{DEAD}	Dead Time	DT open	5			us
		R _{DT} =200kΩ	0.74 ⁽¹⁾			us
		DT tied to GND	30			ns

(1) Guaranteed by sample characterization, not tested in production.

TYPICAL CHARACTERISTICS

$V_{IN} = 24V$, $T_A = 25^\circ C$, unless otherwise noted.




Figure 1. Quiescent Current vs. Temperature




Figure 2. VIN UVLO Rising vs. Temperature




Figure 3. VREG UVLO Rising vs. Temperature




Figure 4. SCP Threshold Accuracy vs. Temperature




Figure 5. LSS OCP Threshold vs. Temperature




Figure 6. VREG Voltage Regulation

FUNCTIONAL BLOCK DIAGRAM




Figure 7. Functional Block Diagram

OPERATION

Overview

The SCT55610 is a highly integrated gate driver IC designed for three-phase Brushless DC (BLDC) motor control with the ability to drive three high-side and three low-side N-channel MOSFETs. Each channel can source up to 1A peak current and sink up to 2A peak current, with flexible dead time configuration by an external resistor. It uses a charge pump to generate the gate drive power to operate over a wide input voltage range from 5V to 60V. It also supports 100% duty operation with an internal trickle charge circuit to maintain high-side gate driver voltage. Low-power sleep mode is supported to achieve low stand-by current.

The SCT55610 provides full protection features, including over current protection, short circuit protection, input undervoltage lockout, gate driver undervoltage lockout, bootstrap undervoltage protection and thermal shutdown protection to timely shut down and properly protect the system from various failures. Meanwhile, these fault conditions are indicated through an open-drain output pin, nFAULT, for real-time monitoring and warning.

3-Phase Gate Drive

The SCT55610 consists of 3 half-bridge gate drivers (phase A, B, C), which could be used in combination to implement 3-phase motor control, or used separately for any other application. The gate drive power is supplied from VREG, which is regulated at around 11V and generated from an internal charge pump when VIN is low, and from an internal LDO when VIN is high enough. A 10uF ceramic capacitor close to VREG pin and a 470nF ceramic capacitor between CPA and CPB pins are suggested to stabilize the gate drive power for most applications.

An internal trickle charge pump is integrated to support 100% duty operation, where the high-side MOSFET keeps on and the trickle charge circuit provides a small current to balance the leakage on the BSTx node.

All the gate driver outputs have an internal pulldown which is activated when the SCT55610 is shut down or in sleep mode to prevent unexpected turning-on of MOSFETs. After it is back to normal operation, the internal pulldown is disabled.

Input Logic

The SCT55610 generates the gate drive outputs based on the input logic signals at ENx and PWMx pins. ENx and PWMx pins have internal pulldown to avoid noise when floating. Refer to Table 1 for the truth table.

Table 1. Input Logic Truth Table

ENx	PWMx	GHx	GLx	SHx
0	X	L	L	Hi-Z
1	1	H	L	VIN
1	0	L	H	GND

Dead Time Adjustment

The DT pin configures the gate drive dead time with an external resistor connected to ground. The dead time could be calculated with Equation (1):

$$t_{dead}(ns) = 3.7 \times R_{DT}(k\Omega) \quad (1)$$

If DT pin is directly tied to ground, a minimum dead time of around 30ns will be applied. If DT pin is left floating, a maximum dead time of around 5us will be applied.

Low-side Automatic Turn-on

To ensure enough bootstrap voltage before operation, each time ENx pin receives a rising edge from low to high, the corresponding GLx will automatically output high to turn on the low-side MOSFET for around 2us, where SHx is connected to ground and the bootstrap capacitor is charged by VREG. This action always occurs regardless of PWMx state.

Sleep Mode

The SCT55610 can enter a low-power sleep mode where most internal circuits are turned off to save power. All the gate drivers are disabled in sleep mode. The sleep mode is entered by pulling nSLEEP pin low, and exited by pulling nSLEEP pin high with a wakeup delay of around 250us. The nSLEEP pin has an internal pulldown so it must be pulled high for normal operation.

Over Current Protection

The SCT55610 protects the system from over-current failure by monitoring LSS pin voltage and timely shutting down when it is over 0.5V. The LSS pin is connected to the sources of the three low-side MOSFETs, and tied to ground through an external sense resistor, whose voltage drop equals the resistance multiplied by the total current of the three phases. For example, if a 50mΩ sense resistor is used, the over current protection will be triggered once the total current exceeds 10A. When an over-current condition is detected for over 3us deglitch time, all the gate driver outputs are driven low immediately and nFAULT pin is pulled low. The SCT55610 will be latched in the fault state even after the over-current condition is gone, and only reset by toggling nSLEEP pin or power cycle.

Over current protection can be disabled by connecting LSS pin directly to ground or connecting SCREF pin to VREG through a 100kΩ resistor.

Short Circuit Protection

The SCT55610 protects the system from short-circuit failure by monitoring the drain-to-source voltage drop of the turned-on MOSFET through VIN, SHx and LSS pins. In a short-circuit case, the current running through the MOSFET immediately increases and so does the voltage across the MOSFET. When a voltage drop higher than the short-circuit threshold is detected for over 3us deglitch time, all the gate driver outputs are driven low immediately and nFAULT pin is pulled low. The short-circuit threshold is set by SCREF pin with an external voltage reference. The SCT55610 will be latched in the fault state even after the short-circuit condition is gone, and only reset by toggling nSLEEP pin or power cycle.

Short circuit protection can be disabled by connecting SCREF pin to VREG through a 100kΩ resistor.

Undervoltage Lockout Protection

The SCT55610 monitors VIN, VREG and bootstrap voltage and shuts down when any of them falls lower than its undervoltage lockout threshold. In these cases, the SCT55610 will pull all gate driver outputs low immediately, latched in the fault state and only reset by toggling nSLEEP pin or power cycle. See Electrical Characteristics table for detailed undervoltage lockout thresholds.

Thermal Shutdown

Once the junction temperature of SCT55610 exceeds 150°C, the thermal sensing circuit shuts down the device. All the gate driver outputs are driven low immediately and nFAULT pin is pulled low. The SCT55610 will be latched in the fault state even after the over-temperature condition is gone, and only reset by toggling nSLEEP pin or power cycle. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.

Fault Action and Response

The fault action and response of SCT55610 are listed in Table 2.

Table 2. Fault Action and Response

Fault	Condition	Report	Gate Driver	Recovery
VIN UVLO	$V_{IN} < 4V$	None	Pulled low	$V_{IN} > 4.2V$
VREG UVLO	$V_{REG} < 6V$	nFAULT	Pulled low	Latched
BST UVLO	$BSTx - SWx < 4.3V$ and $ENx = 1$	nFAULT	Pulled low	Latched
Over-current	$V_{LSS} > 0.5V$	nFAULT	Pulled low	Latched
Short-circuit	$V_{DS_ON} > V_{SCREF}$	nFAULT	Pulled low	Latched
Thermal Shutdown	$T_J > 150^{\circ}C$	nFAULT	Pulled low	Latched

APPLICATION INFORMATION

Typical Application




Figure 8. Three-Phase BLDC Motor Driver

Driver Power Dissipation

Generally, the power dissipation in the SCT55610 depends on the driver-stage loss and V_{REG} regulation loss.

The power loss of a single gate driver can be estimated by Equation (2):

$$P_{Gtdrv} = Q_g \times V_{REG} \times f_{sw} \quad (2)$$

where

- Q_g is the total gate charge of the power device
- f_{sw} is the switching frequency
- V_{REG} is the gate drive voltage

If the gate resistor R_G applied between the driver output and gate of power device to slow down the switching transition, the power loss of a single gate driver can be estimated by Equation (3):

$$P_{Gtdrv} = \frac{1}{2} \times Q_g \times V_{REG} \times f_{sw} \times \left(\frac{R_{UP}}{R_{UP} + R_G} + \frac{R_{DN}}{R_{DN} + R_G} \right) \quad (3)$$

where

- R_{UP} is the gate driver pull-up resistance
- R_{DN} is the gate driver pull-down resistance
- R_G is the external resistance between the driver output and gate of power device

For a typical three-phase BLDC motor control, always only one of the three half-bridges are switching at f_{sw} during the whole rotation cycle. In this case, the total driver-stage power dissipation can be estimated by one half-bridge, namely a high-side gate driver and a low-side gate driver.

The gate drive voltage V_{REG} is generated from V_{IN} through either a charge pump when V_{IN} is low or a LDO when V_{IN} is high. The power loss of V_{REG} regulation can be estimated referring to Table 3:

Table 3. V_{REG} Regulation Loss

Input Range	Mode	Power Loss Equation
$V_{IN} < 16V$	Charge Pump	$P_{REG} = \left(2 \times \frac{V_{IN}}{V_{REG}} - 1 \right) \times P_{Gtdrv_total}$
$V_{IN} > 16V$	LDO	$P_{REG} = \left(\frac{V_{IN}}{V_{REG}} - 1 \right) \times P_{Gtdrv_total}$

Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation (4):

$$P_{D(MAX)} = \frac{125 - T_A}{R_{\theta JA}} \quad (4)$$

where

- T_A is the maximum ambient temperature for the application
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the Thermal Information table

The real junction-to-ambient thermal resistance $R_{\theta JA}$ of the package greatly depends on the PCB type, layout, and environmental factor. Soldering the ground pin to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

Application Waveforms

$V_{IN} = 24V$, $V_{SCREF} = 0.5V$, $f_{PWM} = 20kHz$, $T_A = 25^\circ C$, unless otherwise noted.




Figure 9. Power Ramp Up




Figure 10. Power Ramp Down




Figure 11. Steady State




Figure 12. Low-side Automatic Turn-on




Figure 13. Sleep Mode Entry





Figure 14. Sleep Mode Recovery

Layout Guideline


The SCT55610 provides high output driving current and features very short rising and falling time at the gate of power device. The high di/dt might cause driver output unexpected ringing when the driver output loop is not designed well. The system could suffer from malfunction and EMI noise problems if the power device gate has serious ringing. For better performance, follow the layout guidelines as shown below.

1. Put the SCT55610 as close as possible to the power device to minimize the gate driving loop including the driver output and power device gate.
2. Place the power supply decoupling capacitors as close as possible to the VIN pin. Low-ESR ceramic capacitors of type X5R or X7R are recommended.
3. Place the VREG capacitor close to VREG pin.
4. Place the charge pump capacitor close to CPA and CPB pins with minimized loop.
5. Place the bootstrap capacitors close to BSTx and SHx pins with minimized loop.
6. For the low-side sense resistor for over current protection, it is recommended to use a wide-package resistor or paralleled resistors to minimize the parasitic inductance introduced between the LSS pin and ground.
7. At least one ground plane is recommended to provide noise shielding and thermal dissipation. The device thermal pad should be soldered to the top-layer ground plane with multiply vias connected to the bottom-layer ground plane to achieve better thermal performance.


PACKAGE INFORMATION




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

TAPE AND REEL INFORMATION

