

750kHz, 18V, 2A Synchronous Step-Down Converter

DESCRIPTION

The EUP3162 is a high efficiency 750kHz, Advanced Constant-on-time (COT) control mode synchronous step-down DC-DC converter capable of delivering up to 2A current. EUP3162 integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss. Low output voltage ripple and small external inductor and capacitor size are achieved with 750kHz switching frequency. It adopts the COT architecture to achieve fast transient responses.

The EUP3162 requires a minimum number of readily available standard external components and is available in a space saving SOT23-6 ROHS compliant package

FEATURES

- Wide Input Voltage Range: 4.5V to 18V
- Output Voltage Range: 0.8V to 7V
- Reference Voltage: $0.8V \pm 1.5\%$
- High Efficiency Synchronous-Mode Operation
- 750kHz Frequency Operation
- Up to 2A Output Current
- Low $R_{DS(ON)}$ for internal switches: 140m Ω /70m Ω (top/bottom)
- Advanced COT control to achieve fast transient responses
- Power save mode at light load
- Integrated internal compensation
- Stable with Low ESR Ceramic Output Capacitors
- Over current protection with hiccup mode
- Thermal shutdown
- Inrush current limit and soft start
- Build in input over voltage protection
- Available in SOT23-6 package

APPLICATIONS

- Digital Set Top Boxes
- Flat Panel Television and Monitors
- Notebook computer
- Wireless and DSL Modems

Typical Application Circuit




Figure 1. EUP3162 Typical Application Circuits

Pin Configurations

Package Type	Pin Configurations
SOT-23-6	<p>(Top View)</p>

Pin Description

PIN#	NAME	DESCRIPTION
1	GND	Ground pin.
2	LX	Switching pin.
3	IN	Power supply pin.
4	FB	Output Voltage feedback input pin. Connect FB to the center point of the external resistor divider.
5	EN	Enable pin. Drive this pin to a logic-high to enable the IC. Drive to a logic-low to disable the IC and enter micro-power shutdown mode. Don't floating EN.
6	BS	Bootstrap pin. A capacitor connected between LX and BS pin is required to form a floating supply across the high-side switch driver.

Functional Block Diagram





Figure 2. Functional Block Diagram

Ordering Information

Order Number	Package Type	Output Voltage	Marking	Quantity per Reel
EUP3162VIR1	SOT23-6	0.8V to 7V	XXXXXX DC00	3000

EUP3162 - □ □ □ □


Absolute Maximum Ratings (1) Note 1

- Input Supply Voltage, EN ----- -0.3V ~ +20V
- LX Voltages ----- -0.3V ~ +20V
- LX Voltages (<10ns transient)----- -5V ~ +23V
- FB Voltage----- -0.3V ~ +6V
- BS Voltage----- -0.3V ~ +26V
- BS to LX Voltage----- -0.3V ~ +6V
- Storage Output Current (Ts) ----- -65 ~ +150°C
- Maximum Junction Temperature Note 2----- 150°C
- Power Dissipation ----- 1000mW
- Reflow Temperature (soldering, 10sec) ----- 260°C

ESD Ratings (2)

- ESD Voltage Protection, HBM (Human Body Model) ----- ±2kV
- ESD Voltage Protection, CDM (Charged Device Model) ----- ±1kV

Recommend Operating Conditions (3)

- Supply Voltage (V_{IN}) ----- 4.5V ~ +18V
- Operating Temperature Range (T_J) ----- -40 ~ +125°C

Thermal Resistance Note 3

- Junction-to-ambient thermal resistance (θ_{JA}) ----- 130°C/W
- Junction-to-case(top) thermal resistance (θ_{JC})----- 60°C/W
- Junction-to-case(top) characterization parameter (ψ_{JC}) ----- 2.5°C/W

Electrical Characteristics
 $V_{IN}=12V$, $V_{OUT}=1.6V$, $T_A=25^\circ C$, unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Unit
Input Voltage Range		4.5		18	V
OVP Threshold			19		V
UVLO Rising Threshold		3.6	4.1	4.45	V
UVLO Hysteresis			0.4		V
Quiescent Current	$V_{EN}=2.0V$, $I_{OUT}=0A$, $V_{FB}=V_{REF} \times 105\%$		350		μA
Shutdown Current	$V_{IN}=12V$, $EN=0V$		5	10	μA
Regulated Feedback Voltage	$T_A=25^\circ C$, $V_{IN}=12V$	0.784	0.8	0.816	V
High-Side Switch On-Resistance			140		m Ω
Low-Side Switch On-Resistance			70		m Ω
High-Side Switch Leakage Current	$V_{EN}=0V$, $V_{LX}=0V$	1		10	μA
Switch Valley Current Limit	Minimum Duty Cycle	2.4	2.9	3.5	A
High-side Switch Peak Current Limit			3.5		A
On Time	$V_{IN}=12V$, $V_{OUT}=1.8V$, $I_{OUT}=1A$	140	180	220	ns
Oscillation Frequency		600	750	900	kHz
Switching Frequency in Maximum Duty Cycle	$V_{IN}=12V$, $V_{FB}=0.7V$		130		kHz
Maximum Duty Cycle	$V_{IN}=12V$, $V_{FB}=0.7V$		97.5		%
Minimum On-Time			60		ns
Minimum Off-Time			190		ns
Output UV Falling Threshold	Reference to V_{FB}		42%		V_{FB}

Electrical Characteristics (continued)

Parameter	Conditions	Min	Typ	Max	Unit
Soft Start Time	V _{OUT} 10% to 90%	0.8	1.2	1.6	ms
Hiccup on Time <small>Note 4</small>			3		ms
Hiccup Time Before Restart			42		ms
EN Rising Threshold		0.98	1.1	1.22	V
EN Falling Threshold		0.92	0.99	1.06	V
EN Hysteresis			110		mV
Thermal Shutdown Threshold <small>Note 4</small>			165		°C
Thermal Shutdown Hysteresis <small>Note 4</small>			30		°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:
 $T_J = T_A + P_D \times \theta_{JA}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D
 (MAX) = $(T_{J(MAX)} - T_A) / \theta_{JA}$.

Note 3: Measured on JESD51-7, 4-layer PCB.

Note 4: Guaranteed by design.

Functional Description

Overview

The EUP3162 is an advanced constant on-time (COT) step down DC/DC converter that provides excellent transient response with no extra external compensation components. This device contains low resistance, high voltage high side and low side power MOSFETs, and operates at 750kHz operating frequency to ensure a compact, high efficiency design with excellent AC and DC performance.

Maximum Duty Cycle

EUP3162 is based on COT control mode and it has minimum off time. The maximum duty cycle is limited by minimum off time and maximum on time. EUP3162 has a mechanism to decrease the switching frequency by increasing on-time, when the input voltage of EUP3162 is close to output voltage and minimum off time is reached, the high side switch on time extends, and the frequency drops. With this function, the EUP3162 is able to 97.5% maximum duty cycle and 130kHz switching frequency typically.

Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 0.8V. When it is lower than the internal FB reference (V_{REF}), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than V_{REF} , V_{REF} regains control. The SS time is internally fixed to 1.2ms typically (V_{OUT} 10% to 90% is internally fixed to 1.5ms typically).

Over-Current-Protection and Short Circuits Protection

The EUP3162 has cycle-by-cycle current limit on both high-side MOSFET and low-side MOSFET. During every switching cycle and high side MOSFET is turned on, when the peak current of high-side MOSFET is larger than high-side MOSFET peak current limit the high-side MOSFET is turned off and low-side MOSFET is turned on immediately. When the low-side MOSFET valley current value is larger than the valley current limit during low side MOSFET on state, the device enters into valley over current protection mode and low side MOSFET keeps on state until inductor current drops down to the value equal or lower than the valley current limit, and then on time pulse could be generated and high side MOSFET could turn on again.

If the output is short to GND and the output voltage drop until feedback voltage V_{FB} is below the output under-voltage V_{UV} threshold which is typically 42% of V_{REF} , EUP3162 enters into hiccup mode to periodically disable and restart switching operation. The hiccup mode helps to reduce power dissipation and thermal rise during output short condition. The period of EUP3162 hiccup mode is typically 26ms.

Startup and Shutdown

If both V_{IN} and EN are higher than their appropriate thresholds, the chip starts switching operation. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low, V_{IN} low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The floating driver is not subject to this shutdown command.

Thermal Shutdown

The EUP3162 implements a thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 165°C (typical), the device shuts down immediately. The EUP3162 releases thermal shutdown when the junction temperature of the device is reduced to 135°C typically.

Application Information

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see Typical Application on page 1). Choose R2 to be around 10kΩ for optimal transient response. R1 is then given by:

Table 1: Selection for Common Output Voltages ($V_{FB}=0.8V$)

V_{OUT} (V)	R1 (kΩ)	R2 (kΩ)	C_{FB} (pF)	L (μH)
5	53.2	10	10~100	2.2~4.7
3.3	31.6	10	10~100	2.2~4.7
2.5	21.5	10	10~100	2.2~4.7
1.8	12.7	10	10~100	1.5~3.3
1.5	8.87	10	10~100	1.5~3.3
1.2	4.99	10	10~100	1.0~2.2
1	2.49	10	10~100	1.0~2.2




Figure 3. Feedback Network

A C_{FB} capacitor paralleling with high side divider resistor R1 can be used to improve load transient performance. It adds a zero in the frequency $1/2\pi \cdot R1 \cdot C_{FB}$ to increase bandwidth of the system. 33pF C_{FB} is sufficient in most application. In fast transient load current condition, increasing C_{FB} capacitance helps to improve transient performance and reduce output ripple value. C_{FB} capacitor value could be regulated according to output capacitor value and loop stability margin.

Selecting the Inductor

A 1.0μH to 4.7μH inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be as small as possible. For most designs, the inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is the inductor ripple current. Choose inductor ripple current to be approximately 30% if the maximum load current 3A. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Selecting the Output Capacitor

The output capacitors (C_{O1}) are required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left[1 - \frac{V_{OUT}}{V_{IN}} \right] \times \left[R_{ESR} + \frac{1}{8 \times f_s \times C_2} \right]$$

Where L is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L \times C_2} \times \left[1 - \frac{V_{OUT}}{V_{IN}} \right]$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left[1 - \frac{V_{OUT}}{V_{IN}} \right] \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The EUP3162 can be optimized for a wide range of capacitance and ESR values. Two or more 22μF ceramic output capacitors for most applications are sufficient.

PCB Layout Guide

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines and take Figure 4 for reference.

1. Keep the path of switching current short and minimize the loop area formed by Input capacitor, IN pin and GND.
2. Bypass ceramic capacitors are suggested to be put close to the IN Pin.
3. Ensure all feedback connections are short and direct. Place the feedback resistors as close to the chip as possible.
4. V_{OUT} , LX away from sensitive analog areas such as FB.
5. Connect IN, LX, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.




Figure 4. Sample of PCB Layout (EUP3162)

Typical Application Circuits




Figure 5. Application Circuits of 12V Input, 5V Output




Figure 6. Application Circuits of 12V Input, 3.3V Output




Figure 7. Application Circuits of 12V Input, 1.8V Output

Typical Application Circuits (continued)




Figure 8. Application Circuits of 12V Input, 1.5V Output




Figure 9. Application Circuits of 12V Input, 1.2V Output





Figure 10. Application Circuits of 12V Input, 1V Output

Typical Performance Characteristics


Efficiency

$V_{OUT} = 5V$, $L = 4.7\mu H$, $DCR = 30m\Omega$




Efficiency

$V_{OUT} = 3.3V$, $L = 4.7\mu H$, $DCR = 30m\Omega$




Efficiency

$V_{OUT} = 1.0V$, $L = 1.0\mu H$, $DCR = 20m\Omega$




Line Regulation

$V_{IN} = 12V$, $T_A = 25^\circ C$




Steady State Operation

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, No Load



Steady State Operation


$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = \text{Full Load}$



Typical Performance Characteristics (continued)


Load Transient

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 0A$ to $1A$




Load Transient

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 1A$ to $2A$




Output Short Entry

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 2A$




Output Short Recovery

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 2A$




Input Power On

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 0A$



Input Power Down


$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 0A$



Typical Performance Characteristics (continued)


Input Power On

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 2A$




Input Power Down

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 2A$




EN Enable

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 0A$




EN Disable

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 0A$




EN Enable


$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 2A$




EN Disable

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_o = 2A$




Package Information
SOT23-6


TOP VIEW



SIDE VIEW



RECOMMENDED PAD LAYOUT

Unit: mm


Symbol	Dimensions In Millimeters	
	Min	Max
L	2.82	3.02
B	1.50	1.70
C	0.90	1.30
L1	2.60	3.00
E	1.80	2.00
E1	0.85	1.05
a	0.35	0.50
c	0.10	0.20
b	0.35	0.55
F	0	0.15

Note:


- 1) All dimensions are in millimeters.
- 2) Package length does not include mold flash, protrusion or gate burr.
- 3) Package width does not include inter lead flash or protrusion.
- 4) Lead popularity (bottom of leads after forming) shall be 0.10 millimeters max.
- 5) Pin 1 is lower left pin when reading top mark from left to right.

Tape and Reel Information

Tape Dimensions: SOT23-6



Reel Dimensions: SOT23-6



Note:

- 1) All dimensions are in millimeter.
- 2) Quantity of units per reel is 3000.
- 3) MSL level is level 3.